Rajiv Mittal

CTO

Bengaluru, Karnataka, India25 yrs 3 mos experience

Highly Stable

Key Highlights

Expertise in ASIC Chip Design and methodologies.
Led Physical Design for multiple SoCs in key product groups.
Extensive experience across advanced technology nodes.

Stackforce AI infers this person is a leader in ASIC Chip Design with a focus on low-power solutions for automotive and cellular industries.

Contact

Skills

Other Skills

Physical DesignStatic Timing AnalysisSoCFormal VerificationASICClock Tree SynthesisLow-power DesignVLSILogic SynthesisPlace & Route

About

Experienced professional in the field of standing of ASIC Chip Design with the strong understanding of Flows and Methodologies - Physical Design Lead for number of SoCs in Cellular Product Group and Microcontroller Solutions (Automobiles) Group - Expertise in Static Timing Analysis including Delay Noise closure, Synthesis, Formal Verification, Place and Route, Clock Tree Synthesis and CPF based Low Power Flow - Experience across wide range of technologies (5nm to 130nm)

Experience

25 yrs 3 mos

Total Experience

4 yrs

Average Tenure

1 yr

Current Experience

Leadsoc technologies pvt ltd

CTO and Head of Engineering

May 2025 – Present · 1 yr · Bengaluru, Karnataka, India · On-site

Nxp semiconductors

2 roles

Senior Director

Promoted

Apr 2022 – Apr 2025 · 3 yrs · Bengaluru, Karnataka, India

Director

Aug 2020 – Apr 2022 · 1 yr 8 mos · Bengaluru, Karnataka, India

Alten calsoft labs

Director

Oct 2018 – Jul 2020 · 1 yr 9 mos · Bengaluru, Karnataka, India

Alten Calsoft Labs acquired Si2chip Technologies

Si2chip technologies pvt. ltd.

Director

Jul 2017 – Sep 2018 · 1 yr 2 mos · Bengaluru Area, India

Qualcomm

2 roles

Principal Engineer

Nov 2016 – Jun 2017 · 7 mos

Sr Staff Engineer

May 2013 – Oct 2016 · 3 yrs 5 mos

Amd

Senior Member Technical Staff

Sep 2011 – Apr 2013 · 1 yr 7 mos · Bengaluru Area, India

Freescale semiconductor

Staff Design Engineer

Jul 2000 – Aug 2011 · 11 yrs 1 mo · Noida Area, India

Physical Design Lead

Education

Punjab Engineering College

BE — Electronics and Communications

Jan 1996 – Jan 2000

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp

Deepak Anand Mani

Sr. Business R&D Professional

at Hitachi Energy

Bengaluru, India15 yrs 1 mo exp

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs 1 mo exp

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp

Vikas Sethi

Senior Director, SoC Design & Design Tech.

at MIPS

Bengaluru, India29 yrs 8 mos exp

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 7 mos exp