Tejaswini M

Product Manager

Bengaluru, Karnataka, India6 yrs 9 mos experience

Key Highlights

  • Expert in Floorplanning and Static Timing Analysis
  • Proficient in Cadence tools like Innovus and Calibre
  • Strong scripting skills in Perl and TCL
Stackforce AI infers this person is a Physical Design Engineer with expertise in EDA tools and methodologies.

Contact

LinkedIn

Skills

Core Skills

FloorplanningStatic Timing Analysis

Other Skills

Place and routeDesign rule checking (DRC) cleaningCalibreInnovusperlUnixTCLPrime Time

About

TOOLS: worked on cadence tools - virtuoso, innovus, tempus, Mentor Graphics tool- calibre. SCRITING: perl, tcl, Linux commands. Have knowledge in floorplanning, PnR. cleared DRC in innovus and calibre and LVS in caliibre. Have knowledge in static timing analysis.

Experience

6 yrs 9 mos
Total Experience
2 yrs 3 mos
Average Tenure
2 yrs 3 mos
Current Experience

Qualcomm

Senior

Feb 2024 – Present · 2 yrs 3 mos · India · On-site

FloorplanningPlace and routeDesign rule checking (DRC) cleaningStatic Timing AnalysisCalibreInnovus

Mediatek

STA Synthesis Engineer

Mar 2021 – Feb 2024 · 2 yrs 11 mos · India

Govlsi technologies pvt ltd

Associate Physical Design Engineer

Jul 2019 – Feb 2021 · 1 yr 7 mos · India

Huawei

Project Intern

Feb 2019 – Jun 2019 · 4 mos · India

Education

CMR Institute Of Technology

Bachelor of Engineering — Electronic and communication engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Floorplanning & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Padmaja Chauhan

Padmaja Chauhan

Senior Technical Lead

at HCLTech

India8 yrs exp
Abhishek Lakhatariya

Abhishek Lakhatariya

ASIC Physical Design Engineer

at Google

Bengaluru, India8 yrs 2 mos exp
Physical Design
Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs 1 mo exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Nuthan Kumar R

Nuthan Kumar R

Sr Physical Design Engineer

at Intel India Technology Pvt Ltd

Bengaluru, India23 yrs 3 mos exp
Physical DesignVLSIMicroprocessors
Ishu Shukla

Ishu Shukla

Senior Physical Design Engineer

at eInfochips (An Arrow Company)

Noida, India5 yrs 4 mos exp
KD

Kapil Raj Dangeti

Senior Design Engineer

at AMD

India19 yrs 2 mos exp
ASICVLSI
PP

Pushpanajali Pinnu

Lead Engineer, Sr

at Qualcomm

Bengaluru, India19 yrs 11 mos exp
Physical DesignTiming Closure