P

Poronica Sharma

Software Engineer

Bengaluru, Karnataka, India8 yrs 1 mo experience

Key Highlights

Expertise in Physical Design and Low-power Design.
Strong background in VLSI Design with hands-on experience.
Recognition for academic presentations in nanotechnology.

Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and low-power design.

Contact

Skills

Core Skills

Physical DesignLow-power Design

Other Skills

Design Rule Checking (DRC)P&RSynopsys toolsLayout Versus Schematic (LVS)FloorplanningStatic Timing AnalysisPlace & RouteEclipseXilinxCadenceAVR Studio 4MatlabTCLPerlIcc2

About

I attended short term course on nanotechnology for electronics and Photonics devices at PEC. Participated in Bio and nanotechnology at IIT Ropar. Certification of honors and appreciation for Poster Presentation at NITTTR,etc

Experience

8 yrs 1 mo

Total Experience

1 yr 8 mos

Average Tenure

1 yr 3 mos

Current Experience

Amd

Physical Design Engineer

Aug 2025 – Present · 9 mos

Hcltech

Physical Design Engineer

Feb 2025 – Present · 1 yr 3 mos

Qualcomm

Physical Design Engineer

Feb 2025 – Jul 2025 · 5 mos

Meyvnsystems

Physical Design Engineer

Feb 2022 – Dec 2024 · 2 yrs 10 mos · Bengaluru, Karnataka, India

Design Rule Checking (DRC)P&RSynopsys toolsLow-power DesignLayout Versus Schematic (LVS)Floorplanning+3

Mediatek( client )

Physical Design Engineer

Feb 2022 – Dec 2024 · 2 yrs 10 mos · Bengaluru, Karnataka, India

Rv skills design centre

Physical design traniee

Jul 2021 – Jan 2022 · 6 mos · Bengaluru, Karnataka, India · Remote

Punjabi university, patiala

JRF

Feb 2019 – Mar 2020 · 1 yr 1 mo · Patiala, Punjab, India · On-site

Lovely professional university

Assistant Professor

Jan 2018 – Jan 2019 · 1 yr · Phagwara, Punjab, India

1 year experience as Assistant Professor

Center for development of advanced computing (c-dac)

Student

Aug 2015 – Jul 2017 · 1 yr 11 mos

Completed Masters in VLSI Designs
Research work on Diaphragm based on Carbon Nanotube Piezo Resistive Pressure sensor

Education

Centre for Development of Advanced Computing (C-DAC), Mohali

M.Tech (VLSI Design) — VLSI Design

Aug 2015 – Jul 2017

ACET Amritsar

B. Tech — ECE

Aug 2010 – Jul 2014

RV Skills Bangalore

Advanced Diploma — Physical Design

Stackforce found 100+ more professionals with Physical Design & Low-power Design

Explore similar profiles based on matching skills and experience

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 11 mos exp

Logic SynthesisStatic Timing Analysis

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp

VLSIMixed Signal

Vishal Tripathi

Principal Software Engineer

at Cadence Design Systems

India12 yrs 7 mos exp

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 5 mos exp

ASICFunctional Verification

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 6 mos exp

Poronica Sharma - Software Engineer | Stackforce