Sreenu Bade

Director of Engineering

Hyderabad, Telangana, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • Over 5 years of SoC design experience.
  • Expertise in EMIR Signoff closure.
  • Strong academic background from IIT Madras.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in SoC architecture and electrical analysis.

Contact

LinkedIn

Skills

Core Skills

Redhawk ScC++

Other Skills

PDNElectrical analysisRedhawkIn-design EMIREM IREngineering

About

SoC Design Engineer with good academic background and over 5 years of experience with various designs to meet EMIR Signoff closure.

Experience

6 yrs 9 mos
Total Experience
3 yrs
Average Tenure
9 mos
Current Experience

Qualcomm

Senior Lead

Aug 2025 – Present · 9 mos · Hyderabad, Telangana, India · On-site

Synopsys inc

SoC Engineer Staff

Feb 2023 – Aug 2025 · 2 yrs 6 mos · Hyderabad, Telangana, India · On-site

Redhawk SCPDN

Intel corporation

SoC Design Engineer at Intel

Jul 2019 – Jan 2023 · 3 yrs 6 mos · Bengaluru Area, India

C++Electrical analysis

Education

Indian Institute of Technology, Madras

Master of Technology - MTech — VLSI Design and Microelectronics

Jan 2017 – Jan 2019

RGUKT Basar

Bachelor of Technology — Electronics and Communications Engineering

Jan 2013 – Jan 2017

RGUKT Basar

PUC — MBiPC

Jan 2011 – Jan 2013

GHS JN

higher secondary education

Jan 2008 – Jan 2011

Stackforce found 100+ more professionals with Redhawk Sc & C++

Explore similar profiles based on matching skills and experience

DU

Dheeraj Upadhyay

Lead Product Engineer

at Cadence

Noida, India4 yrs 1 mo exp
Power AnalysisEM IR
Astha Mohta

Astha Mohta

Software Engineer-III

at Google

Stanford, United States4 yrs 7 mos exp
Client DevelopmentCloud SpannerResearch and DevelopmentSoftware Engineering
MK

Megha K G

Physical Design Engineer

at NVIDIA

Bengaluru, India1 yr 6 mos exp
Physical DesignDigital IC Design
MV

Mounica Vaddepally

Senior Engineer

at Micron Technology

Hyderabad, India6 yrs 6 mos exp
PDK Development (L0)Physical DesignSynopsys ICV PERCPower Integrity
Govind Pal

Govind Pal

Senior Staff Engineer

at STMicroelectronics

Noida, India14 yrs 5 mos exp
Power IntegrityEMIR Signoff
SK

SAURABH KUMAR

Senior Lead Engineer

at Qualcomm

Noida, India7 yrs 10 mos exp
Power IntegrityStatic AnalysisPhysical DesignLED Design
Prateek Pendyala

Prateek Pendyala

Silicon Physical Design Engineer, PG Grid Methodology

at Google

India10 yrs 1 mo exp
Physical DesignPower Integrity
Nirneya Gupta

Nirneya Gupta

Technical Manager

at MediaTek

Singapore, Singapore12 yrs 8 mos exp
Power IntegrityElectromigration