K

Kanakapille S.

Software Engineer

Andhra Pradesh, India14 yrs 4 mos experience

Key Highlights

  • Expert in ASIC verification methodologies and protocols.
  • Proven track record in leading verification projects.
  • Strong foundation in VLSI and digital design principles.
Stackforce AI infers this person is a VLSI and ASIC verification specialist with extensive experience in digital electronics.

Contact

Skills

Other Skills

VLSISystemVerilogDigital ElectronicsVerilogFunctional VerificationMicrocontrollersLogic DesignUVM - Universal Verification MethodologyPERL Scripting languageAXIAMBA AHBCshSOC level verificationCRISC

Experience

14 yrs 4 mos
Total Experience
2 yrs 2 mos
Average Tenure
11 mos
Current Experience

Lyptus technologies

Architect

Jun 2025Present · 11 mos · Hybrid

Analogport pvt ltd

Principal Member of Technical Staff

Aug 2023May 2025 · 1 yr 9 mos · Bengaluru, Karnataka, India · On-site

  • UCIE Protocol Verification

Amd

Member of Technical Staff

Jul 2022Jul 2023 · 1 yr · Hyderabad, Telangana, India

Cerium systems

2 roles

Verification Lead

Promoted

Aug 2019Jun 2022 · 2 yrs 10 mos

Senior Engineer

Aug 2016Feb 2019 · 2 yrs 6 mos · Bangalore

Shanghai qiling microelectronics technology pvt. ltd

Chip verification engineer

Feb 2019Jul 2019 · 5 mos · Shanghai, China

Soctronics

Sr. ASIC Verification Engineer

Sep 2011Aug 2016 · 4 yrs 11 mos · Greater Hyderabad Area

Education

Osmania University

M.Tech — Systems and signal processing

Jan 2015Jan 2018

Jawaharlal Nehru Technological University

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2007Jan 2011

Stackforce found 100+ more professionals with VLSI & SystemVerilog

Explore similar profiles based on matching skills and experience