Kanakapille S.

Software Engineer

Andhra Pradesh, India14 yrs 4 mos experience

Key Highlights

Expert in ASIC verification methodologies and protocols.
Proven track record in leading verification projects.
Strong foundation in VLSI and digital design principles.

Stackforce AI infers this person is a VLSI and ASIC verification specialist with extensive experience in digital electronics.

Contact

Skills

Other Skills

VLSISystemVerilogDigital ElectronicsVerilogFunctional VerificationMicrocontrollersLogic DesignUVM - Universal Verification MethodologyPERL Scripting languageAXIAMBA AHBCshSOC level verificationCRISC

Experience

14 yrs 4 mos

Total Experience

2 yrs 2 mos

Average Tenure

11 mos

Current Experience

Lyptus technologies

Architect

Jun 2025 – Present · 11 mos · Hybrid

Analogport pvt ltd

Principal Member of Technical Staff

Aug 2023 – May 2025 · 1 yr 9 mos · Bengaluru, Karnataka, India · On-site

UCIE Protocol Verification

Amd

Member of Technical Staff

Jul 2022 – Jul 2023 · 1 yr · Hyderabad, Telangana, India

Cerium systems

2 roles

Verification Lead

Promoted

Aug 2019 – Jun 2022 · 2 yrs 10 mos

Senior Engineer

Aug 2016 – Feb 2019 · 2 yrs 6 mos · Bangalore

Shanghai qiling microelectronics technology pvt. ltd

Chip verification engineer

Feb 2019 – Jul 2019 · 5 mos · Shanghai, China

Soctronics

Sr. ASIC Verification Engineer

Sep 2011 – Aug 2016 · 4 yrs 11 mos · Greater Hyderabad Area

Education

Osmania University

M.Tech — Systems and signal processing

Jan 2015 – Jan 2018

Jawaharlal Nehru Technological University

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with VLSI & SystemVerilog

Explore similar profiles based on matching skills and experience

Nanditha N

Senior Silicon Design Engineer

at AMD

Nanjangud, India4 yrs 10 mos exp

Reshma Bhagat

Senior Engineer - ASIC Verification

at Micron Technology

Bengaluru, India3 yrs 3 mos exp

ASIC VerificationHigh Bandwidth Memory (HBM)

Shivangi Goel

Senior Lead Engineer

at Qualcomm

Bangalore Urban, India6 yrs 8 mos exp

ASIC verificationUniversal Verification Methodology (UVM)

Rishi Sharma

Member

at THAPAR INSTITUTE COUNSELLING CELL

Parbatsar, India1 yr 9 mos exp

Ravi Teja Poosarla

Senior Silicon Design Engineer

at AMD

Bengaluru, India10 yrs 1 mo exp

DFTDigital IC DesignRTL Design

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 3 mos exp

Ishan Jain

Senior Silicon Design Engineer

at AMD

Jabalpur, India6 yrs 8 mos exp

Post-Silicon ValidationLow-Power ValidationPre-Silicon ValidationSystem-Level Validation

Mayank Bakshi

Principal Software Engineer

at Cadence Design Systems

Faridabad, India11 yrs 4 mos exp