R

Rajoo Kumar Gupta

Software Engineer

Bengaluru, Karnataka, India1 yr 3 mos experience

Key Highlights

  • Proficient in Functional and RTL Verification.
  • Experienced with Digital VLSI Design methodologies.
  • Strong foundation in SystemVerilog and Verilog.
Stackforce AI infers this person is a VLSI Verification Engineer with expertise in digital design and verification methodologies.

Contact

Skills

Core Skills

Functional VerificationDigital Vlsi Design

Other Skills

SystemVerilogVerilogUniversal Verification Methodology (UVM)RTL VerificationC (Programming Language)C++Python (Programming Language)Cadence VirtuosoMentor GraphicsSpecman eliteAXIAMBA AHBPerl

About

Success depends on the second letter.

Experience

1 yr 3 mos
Total Experience
7 mos
Average Tenure
--
Current Experience

Singularity dynamics pvt ltd

Chip Verification Engineer

Jun 2019Oct 2019 · 4 mos · Bengaluru, Karnataka, India

SystemVerilogVerilogUniversal Verification Methodology (UVM)Functional VerificationRTL VerificationDigital VLSI Design

Intel corporation

Intern

Jun 2018May 2019 · 11 mos · Bengaluru, Karnataka, India

Education

Sardar Vallabhbhai National Institute of Technology, Surat

Master of Technology — VLSI & Embedded system

Jan 2017Jan 2019

Stackforce found 100+ more professionals with Functional Verification & Digital Vlsi Design

Explore similar profiles based on matching skills and experience