Ashish Agrawal — Director of Engineering
• Functional Verification • Coding UVM/SystemVerilog based testbenches. • Experience in directed, constrained random verification Specialties: SV, UVM, PCIE 4, QVIP VIP PCIE4, Python, Shell Scripting
Stackforce AI infers this person is a VLSI verification expert with a focus on functional testing and design engineering.
Location: Bengaluru, Karnataka, India
Experience: 9 yrs 10 mos
Skills
- Functional Verification
Career Highlights
- Expert in UVM/SystemVerilog testbenches.
- Proficient in directed and constrained random verification.
- Strong background in functional verification.
Work Experience
Qualcomm
Senior Lead Engineer (3 yrs 8 mos)
AMD
Senior Design Engineer (6 mos)
Mentor Graphics
Senior Member Of Technical Staff (2 yrs 8 mos)
Mirafra Technologies
Design Verification Engineer (3 yrs)
Education
Bachelor of Technology - BTech at Indian Institute of Technology (Banaras Hindu University), Varanasi