Sandeep Pemmaraju

Director of Engineering

India21 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expert in Mixed Signal and Memory IP design.
  • Proven track record in high-speed IO design.
  • Strong background in DRAM and NAND Flash technologies.
Stackforce AI infers this person is a Mixed Signal and Memory IP design expert in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Mixed SignalMemory IpCircuit DesignDevice Characterization

Other Skills

Memory IP InterfaceLPDDR IO DesignUHS-IIDDR/GDDR IO DesignSerDes IO DesignPLL Design verificationDRAMNAND FlashCMOSICDebuggingSERDESPLLFunctional VerificationASIC

Experience

21 yrs 7 mos
Total Experience
5 yrs 10 mos
Average Tenure
4 yrs 1 mo
Current Experience

Synopsys inc

Senior Architect - Memory IP Interface

Apr 2022 – Present · 4 yrs 1 mo · Bengaluru, Karnataka, India

  • Memory IP Interface
Memory IP InterfaceMixed SignalMemory IP

Apple

Principal Mixed Signal Design Engineer

Oct 2013 – Mar 2022 · 8 yrs 5 mos · Cupertino, California, United States

  • LPDDR IO Design.
LPDDR IO DesignMixed SignalCircuit Design

Nvidia

Mixed Signal Design Engineer

Aug 2007 – Sep 2013 · 6 yrs 1 mo · Santa Clara, California, United States

  • UHS-II, DDR/GDDR IO Design.
  • SerDes IO Design and verification.
  • PLL Design verification.
UHS-IIDDR/GDDR IO DesignSerDes IO DesignPLL Design verificationMixed SignalCircuit Design

Micron technology

Memory Product Engineer

Jan 2004 – Jan 2007 · 3 yrs · Boise, Idaho, United States

  • DRAM and NAND Flash
DRAMNAND FlashMemory IPDevice Characterization

Education

Boise State University

M.S. — Electrical Engineering

Jan 2002 – Jan 2004

Andhra University

B.E. — Electrical and Electronics Engg.

Jan 1998 – Jan 2002

Stackforce found 100+ more professionals with Mixed Signal & Memory Ip

Explore similar profiles based on matching skills and experience

AP

Anchit Proch

Master Thesis Student

at IDLab (UGent - UAntwerpen - imec)

Geel, Belgium3 yrs 11 mos exp
Daljeet Kumar

Daljeet Kumar

Senior Manager Analog Design

at Synopsys Inc

South Delhi, India25 yrs 5 mos exp
Analog Circuit DesignHigh speed link IPs
QK

Qadeer Khan

Director and Co-Founder

at QwikChip Technologies Pvt. Ltd.

India25 yrs 8 mos exp
Power ManagementResearch and Development (R&D)
MK

Manali Khanna

Partner

at Top Consulting Company

Delhi, India33 yrs exp
Design/VerificationPhysical design
SV

Sriram Venugopalan

Senior Director, Wireless Chipsets & Components Business Segment

at Keysight Technologies

San Francisco, United States13 yrs exp
Shravan Kumar Chaganti

Shravan Kumar Chaganti

Product and Test Enginnering Technologist

at Texas Instruments

Sugar Land, United States11 yrs 4 mos exp
Manish Trivedi

Manish Trivedi

Department Manager

at MediaTek

Bengaluru, India19 yrs 9 mos exp
SRAMASIC
SK

Sarthak Kalani

Staff Engineer

at Qualcomm

Santa Clara, United States6 yrs 8 mos exp
Analog Circuit DesignRF Circuit Design