M

Manali Khanna

Associate Partner

Delhi, India33 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in semiconductor recruitment across multiple regions.
  • Over 25 years of experience in the semiconductor industry.
  • Strong background in design and verification methodologies.
Stackforce AI infers this person is a semiconductor recruitment expert with extensive design and verification experience.

Contact

LinkedIn

Skills

Core Skills

Design/verificationPhysical Design

Other Skills

DFTValidationAnalogMixed SignalMemory DesignCircuit DesignI/OStandard CellEDA

About

Specialties: Design/Verification, Physical design, DFT, Validation, Analog, Mixed Signal, Memory Design,Circuit Design, I/O , Standard Cell, EDA

Experience

33 yrs
Total Experience
8 yrs 3 mos
Average Tenure
29 yrs 9 mos
Current Experience

Top consulting company

Partner

Aug 1996 – Present · 29 yrs 9 mos

  • We are a consulting firm, based out of Delhi .Our specialization is in recruitments for the Semiconductor Domain, both in India and US, Europe, South-East Asia .
Design/VerificationPhysical designDFTValidationAnalogMixed Signal+5

Texas instruments

Staffing & Recruiting

Aug 1995 – Jul 1996 · 11 mos

Arm technologies

Staffing & Recruiting

Apr 1993 – Dec 1993 · 8 mos

Intel

Staffing & Recruiting

Jul 1991 – Mar 1993 · 1 yr 8 mos

Education

Delhi College of Engineering

MBA — HR

Jan 1989 – Jan 1991

Stackforce found 100+ more professionals with Design/verification & Physical Design

Explore similar profiles based on matching skills and experience

DEEPU JOSE

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 10 mos exp
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 4 mos exp
Taraswini Reddy Suggu

Taraswini Reddy Suggu

ASIC Intern

at NVIDIA

Bengaluru, India1 yr 9 mos exp
GPUSystemVerilog
Krishna Kumar Banka

Krishna Kumar Banka

Chief Technology Officer

at CLIRNET

India27 yrs 10 mos exp
Leadership & StrategyProblem SolvingProject ManagementSoftware Design & ArchitectureTechnical Paper Writing
Shreenidhi Rama Krishna

Shreenidhi Rama Krishna

GPU Silicon PD Engineer, Staff

at Qualcomm

San Diego, United States10 yrs 8 mos exp
Physical DesignStatic Timing AnalysisProcess Control EngineeringSafety Systems DesignControl Logic Development
Vishad Viplav

Vishad Viplav

Senior Engineer II

at SiFive

Ghaziabad, India7 yrs 6 mos exp
Analog DesignPhysical DesignRTL Design
ajay naini

ajay naini

Vice President Processor Systems and Site Director

at Xilinx Inc

Hyderabad, India31 yrs 6 mos exp
SOC DevelopmentProject ManagementMicroarchitecture DesignMicroprocessor DesignFunctional Verification
Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp