Om Prabha

Software Engineer

Bengaluru, Karnataka, India7 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in physical design and digital IC design.
  • Proficient in advanced EDA tools and methodologies.
  • Strong problem-solving skills in complex design challenges.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in physical design and semiconductor technologies.

Contact

Skills

Other Skills

Very-Large-Scale Integration (VLSI)Physical DesignCMOSDigital IC DesignSystem on a Chip (SoC)Analog Circuit DesignVHDLVerilogElectronic Circuit DesignCadenceInternet of ThingsDigital Signal ProcessorsMachine LearningDesign Rule Checking (DRC)Static Timing Analysis

About

Its not about how many years of experience i have. Its about quality of experience i have. I never lose either i win or i learn. Innovation is the only way to win...Never Stop Learning. Technical skills: solve things efficiently at every level, avoid iterations. Well-versed with Netlist - GDS II Flow. Good at TCL Scripting. Have in-depth knowledge of the entire physical design process from floorplan till GDS generation Good at Block level physical design & Block level timing closure. Understanding of deep sub-micron design problems and solutions. Good at Congestion free Floor-planning with High Macro Count. Have the ability to resolve congestion and timing issues at every stage of PnR flow. Good at CTS- Skew Minimization. In-depth knowledge of Digital design and CMOS Technology. Good at EM/IR analysis, Signal Integrity/X-Talk analysis. Good at DFM(Antenna, Redundant Via & Metal Density) & Physical Verification (DRC/LVS) and Low Power Design Techniques. Timing analysis with SI and OCV. Timing analysis with Clock Domain Crossing. Good knowledge of UNIX commands and GVIM editor. EDA Tool Exposure: Synopsys - IC Compiler II, Prime Time-SI, IC Validator, StarRC. Innovus. fusion compiler,GENUS, encounter, Innovous, ICC . Languages: Programming Skills: C,C++, java Scripting languages: - Perl, shell, TCL.

Experience

7 yrs 1 mo
Total Experience
6 yrs 3 mos
Average Tenure
10 mos
Current Experience

Amd

MTS

Jul 2025Present · 10 mos · Bengaluru, Karnataka, India

Intel corporation

Soc Design Engineer

Dec 2018Mar 2025 · 6 yrs 3 mos · Bengaluru, Karnataka, India

Education

Jawahar Navodaya Vidyalaya (JNV) samastipur,bihar

10th

Visvesvaraya Technological University

Bachelor of Engineering - BE

Stackforce found 100+ more professionals with Very-Large-Scale Integration (VLSI) & Physical Design

Explore similar profiles based on matching skills and experience