V

Vinod K

Software Engineer

Bengaluru, Karnataka, India3 yrs 6 mos experience

Key Highlights

  • Expert in ASIC design and synthesis methodologies.
  • Proficient in static timing analysis and physical design.
  • Strong background in VLSI and digital electronics.
Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC synthesis.

Contact

LinkedIn

Skills

Core Skills

SynthesisStatic Timing Analysis

Other Skills

LECDesign CompilerGenusPhysical SynthesisApplication-Specific Integrated Circuits (ASIC)Hardware Description LanguageVerilogLinuxVery-Large-Scale Integration (VLSI)Fusion CompilerPhysical DesignPhysical VerificationDigital ElectronicsCMOS

Experience

3 yrs 6 mos
Total Experience
3 yrs 6 mos
Average Tenure
3 yrs 6 mos
Current Experience

Mediatek

Synthesis Engineer

Oct 2022 – Present · 3 yrs 6 mos

LECDesign CompilerGenusPhysical SynthesisApplication-Specific Integrated Circuits (ASIC)Hardware Description Language+10

Education

ICFAI Foundation for Higher Education, Hyderabad

Bachelor of Technology - BTech

Stackforce found 100+ more professionals with Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 8 mos exp
Sumanth Babu Lavanuru

Sumanth Babu Lavanuru

Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 10 mos exp
Physical DesignTiming Closure
Anubhuti Navin

Anubhuti Navin

Associate Staff Engineer

at Samsung Semiconductor India

Bengaluru, India9 yrs exp
Very-Large-Scale Integration (VLSI)Low-power Design
Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 5 mos exp
Physical DesignSynthesis
Mallina Rajesh

Mallina Rajesh

Senior Design Engineer

at AMD

Bengaluru, India18 yrs 8 mos exp
VLSIPhysical DesignTiming Closure
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 7 mos exp
ASICPhysical Design
Lalith Pathange K

Lalith Pathange K

Physical Design Engineer

at MediaTek

Bengaluru, India0 mo exp
Physical DesignCMOS
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI