Avinash J

Software Engineer

Ameenpur, Telangana, India12 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in ASIC design and physical design engineering.
  • Proficient in scripting languages like Perl and Tcl.
  • Strong background in VLSI system design.
Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC and physical design.

Contact

LinkedIn

Skills

Other Skills

Alamyasic design flowperl scriptingTcl scriptingfloorplan synthesisclock tree synthesisLinux operating system

Experience

12 yrs 4 mos
Total Experience
2 yrs 5 mos
Average Tenure
5 yrs 2 mos
Current Experience

Micron technology

2 roles

Staff Engineer

Nov 2023 – Present · 2 yrs 6 mos

Sr physical design engineer

Mar 2021 – Dec 2023 · 2 yrs 9 mos

Cerium systems

2 roles

Lead Engineer

Feb 2020 – Dec 2020 · 10 mos · Bangalore

sr Physical design Engineer

Sep 2018 – Feb 2020 · 1 yr 5 mos · Bangalore

Mediatek

sr Engineer

Jan 2017 – Sep 2018 · 1 yr 8 mos · Bangalore India

Synapse design automation inc.

Project Engineer

Oct 2014 – Jan 2017 · 2 yrs 3 mos · Bengaluru Area, India

Stem labs india pvt. ltd.

Physical design intern

Sep 2013 – Sep 2014 · 1 yr · Hyderabad, Telangana, India

Education

jyothismathi institute of technology and science

masters of Technology (M.Tech.) — VLSI SYSTEM DESIGN

Jan 2010 – Jan 2012

vivekananda institute of technology and science

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2006 – Jan 2010

trinity junior college

intermediate — MPC

Jan 2004 – Jan 2006

vidhyadhari high school

ssc

Jan 2000 – Jan 2004

Stackforce found 81 more professionals with Alamy & asic design flow

Explore similar profiles based on matching skills and experience

Chirag Kakani

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 9 mos exp
VerilogSystemVerilog
Durbadal C.

Durbadal C.

DFT Engineer

at MediaTek

Bengaluru, India2 yrs 6 mos exp
MBISTBIST
Jigar Patel

Jigar Patel

Staff Engineer

at MediaTek

Bengaluru, India11 yrs 2 mos exp
ASICMemory Layout Design
Srinu Reddy

Srinu Reddy

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 7 mos exp
Timing Closure
Dilip kumar s

Dilip kumar s

Senior Engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

Bengaluru, India10 yrs 7 mos exp
ASIC designFPGA design
NR

Naveen Rashinkar

Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Rajiv Jathan

Rajiv Jathan

Design Engineer

at ASML

Eindhoven, Netherlands21 yrs 1 mo exp
Requirements AnalysisSoftware Configuration Management
Chinmaya M.

Chinmaya M.

Associate staff engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

India10 yrs 1 mo exp
Physical DesignSTA