Madhav Srinivas Nathavajhula

Product Engineer

Hyderabad, Telangana, India0 mo experience

Key Highlights

  • Strong foundation in design verification and embedded systems.
  • Hands-on experience with industry-leading technologies.
  • Proven ability to improve project quality and functionality.
Stackforce AI infers this person is a Semiconductor and Embedded Systems enthusiast with practical internship experience.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)C++C

Other Skills

Cascading Style Sheets (CSS)JavaScriptHTML5

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Nvidia

Design Verification Engineer Intern

Jan 2024 – Jun 2024 · 5 mos · Bengaluru, Karnataka, India · On-site

  • Improved the quality of the PCIe testbench by addressing and
  • resolving legacy DV feature bugs from prior projects.
SystemVerilogUniversal Verification Methodology (UVM)

Silicon labs

Application Engineer Intern

Jun 2023 – Aug 2023 · 2 mos · Hyderabad, Telangana, India · On-site

  • Interfaced the Adafruit ILI9341 LCD with Silicon Lab’s SiWx917 SoC.
C++C

Swecha telangana

Student Intern

May 2022 – Jul 2022 · 2 mos · Hyderabad, Telangana, India

Cascading Style Sheets (CSS)JavaScript

Education

Birla Institute of Technology and Science, Pilani

Jan 2020 – Jan 2024

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
VAISHALI VERMA

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Functional VerificationApplication-Specific Integrated Circuits (ASIC)
Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
Gopal Chandnani

Gopal Chandnani

Staff Engineer

at MediaTek

Bengaluru, India9 yrs 4 mos exp
Prajwal Matukumalli

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 7 mos exp
TT

Tejeshwar Thorawade

Associate Staff Engineer

at Samsung Electronics, Samsung Semiconductor India R&D

India5 yrs 4 mos exp
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 11 mos exp
System on a Chip (SoC)Functional Verification