Mahesh Kumar E S

CTO

Bengaluru, Karnataka, India17 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 21+ years of industry experience
  • Expert in RTL design and Emulation
  • Senior Technical Manager at SmartSOCS
Stackforce AI infers this person is a seasoned expert in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

EmulationRtl Design

Other Skills

protiumPalladiumzebuDesign verification

About

Over all 21+ years of industry experience: 18 years in semiconductor industry (13 years in RTL design Emulation and 5 years in DV) and 3 years in Embedded.

Experience

17 yrs 6 mos
Total Experience
2 yrs 11 mos
Average Tenure
3 yrs 5 mos
Current Experience

Smartsoc solutions pvt ltd

Senior Technical Manager

Dec 2022 – Present · 3 yrs 4 mos · Bangalore, India

protiumPalladiumzebuEmulationRTL Design

Wipro

Senior Architect

Aug 2021 – Dec 2022 · 1 yr 4 mos · Bengaluru, Karnataka, India

  • EXIMIUS is acquired by Wipro in Aug 2021

Eximius design

Associate Director

Jun 2019 – Aug 2021 · 2 yrs 2 mos · Bangalore, India

Western digital

sr. Technologist

Sep 2017 – Mar 2019 · 1 yr 6 mos

Harman connected services pvt ltd.

Design Architect

Jan 2016 – Sep 2017 · 1 yr 8 mos · Bangalore

Amd india pvt ltd

Staff Engineer

May 2008 – Oct 2015 · 7 yrs 5 mos · Bangalore

  • AMD INDIA PVT LTD.

Education

Indian Institute of Technology, Madras

M. Tech — Computer Science and Engineering

Jan 2003 – Jan 2005

Stackforce found 100+ more professionals with Emulation & Rtl Design

Explore similar profiles based on matching skills and experience

Sunil Bansal

Sunil Bansal

Sr. Principal Engineer, Emulation and Hardware Assisted Verification

at NXP Semiconductors

Assandh, India14 yrs 2 mos exp
EmulationVerification
Prasanth S.

Prasanth S.

Technical Lead

at Eximietas Design

Bangalore Urban, India10 yrs 7 mos exp
FPGA DesignASICSoC
satish kumar agarwal

satish kumar agarwal

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 6 mos exp
Paras Gupta

Paras Gupta

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India14 yrs 2 mos exp
ASIC DesignFunctional VerificationVLSI
AB

Avneet Bhatia

ASIC Director

at Juniper Networks

Bengaluru, India26 yrs 6 mos exp
Shubham Rai

Shubham Rai

Research Scientist

at Bosch Research

Renningen, Germany14 yrs 6 mos exp
AI compilersFPGA developmentembedded AIemulationformal verification
Ankur Vaish

Ankur Vaish

Design Verification Manager, Security

at Google

Bengaluru, India16 yrs exp
Design VerificationDevice Driver DevelopmentPCIe Protocol VerificationSystem Level VerificationTeam Leadership
YC

Yogissh C.

Sr. Manager, DV - SoC Lead

at Altera

Penang, Malaysia22 yrs 7 mos exp
Customer EngagementIP verificationMIPI VIP developmentPCIe QVIP developmentSoC Verification