Gitto Paul

Product Manager

Bengaluru, Karnataka, India17 yrs 8 mos experience
Highly Stable

Key Highlights

  • 17 years of experience in VLSI physical design.
  • Expert in static timing analysis and low-power design.
  • Proficient in Cadence and Synopsys tools.
Stackforce AI infers this person is a semiconductor design expert with a focus on VLSI and ASIC implementations.

Contact

LinkedIn

Skills

Core Skills

Physical DesignLow-power Design

Other Skills

Floor planningClock Tree SynthesisP&RextractionEM/IR Drop Analysistiming closureSignal Integrity closurephysical verificationlow power implementationCadence toolsSynopsys toolsStatic Timing AnalysisPlace & RoutePartitionLVS

About

With over 17 years of experience in VLSI physical design and ASIC implementation, currently serving as a Principal Member of Technical Staff at AMD, contributing to advanced semiconductor solutions. Skilled in static timing analysis, physical design, and low-power design, leveraging expertise in Cadence and Synopsys tools to enhance design efficiency and reliability. Dedicated to delivering cutting-edge solutions aligned with AMD's mission of high-performance computing. Passionate about fostering collaboration to empower innovation and ensure technical excellence.

Experience

17 yrs 8 mos
Total Experience
5 yrs 8 mos
Average Tenure
8 mos
Current Experience

Marvell technology

Senior Principal Engineer

Sep 2025 – Present · 8 mos · On-site

Amd

2 roles

Principal Member of Technical Staff

Jul 2023 – Sep 2025 · 2 yrs 2 mos · Bengaluru Area, India

Senior Member of Technical Staff

May 2012 – Jul 2023 · 11 yrs 2 mos · Bengaluru Area, India

Wipro technologies

VLSI Physical Design Engineer

Nov 2009 – Apr 2012 · 2 yrs 5 mos

  • ASIC Physical Design: Floor planning, Clock Tree Synthesis, P&R, extraction, EM/IR Drop Analysis, timing and Signal Integrity closure, physical verification, low power implementation etc
  • Hands on experience and expertise in both Cadence and Synopsys tools.
Floor planningClock Tree SynthesisP&RextractionEM/IR Drop Analysistiming closure+7

Bobcares

Linux Administrator

Jul 2008 – Oct 2009 · 1 yr 3 mos

Education

Government College of Engineering Kannur

B-tech — Electronics and Commincation

Jan 2004 – Jan 2008

Stackforce found 100+ more professionals with Physical Design & Low-power Design

Explore similar profiles based on matching skills and experience

SHWETHA RS

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 11 mos exp
Logic SynthesisStatic Timing Analysis
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp
Santosh Tripathy

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp
Bhagyashree R

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp
EMIR
Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp
VLSIMixed Signal
Vishal Tripathi

Vishal Tripathi

Principal Software Engineer

at Cadence Design Systems

India12 yrs 7 mos exp
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 5 mos exp
ASICFunctional Verification
Dimple Lalwani

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 6 mos exp
SoCASIC