Taraswini Reddy Suggu

Intern

Bengaluru, Karnataka, India1 yr 9 mos experience

Key Highlights

  • Interned at NVIDIA, gaining hands-on experience with GPU technology.
  • Pursuing M.Tech in Electronics Design and Technology with a strong academic record.
  • Skilled in various ASIC design tools and methodologies.
Stackforce AI infers this person is a Semiconductor Engineering Intern with a focus on ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

GpuSystemverilog

Other Skills

JenkinsXPROPFunctional verificationPerforceLinuxVerdiCadence GenusCadence InnovusXilinx VivadoVerilog HDLPhysical DesignCadence VirtuosoDigital DesignsDebuggingStatic Timing Analysis

Experience

1 yr 9 mos
Total Experience
1 yr 9 mos
Average Tenure
--
Current Experience

Nvidia

ASIC Intern

Jan 2025 – Jul 2025 · 6 mos · Bengaluru, Karnataka, India · On-site

GPUSystemVerilog

Cognizant

Programmer Analyst

Nov 2020 – Aug 2022 · 1 yr 9 mos · Chennai, Tamil Nadu, India · Hybrid

Education

National Institute of Technology Calicut

Master of Technology - MTech — Electronics Design and Technology

Aug 2023 – May 2025

Gayatri Vidya Parishad College of Engineering (Autonomous)

Bachelor of Technology - BTech — electronics and communications engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Gpu & Systemverilog

Explore similar profiles based on matching skills and experience

Praveen Kumar Polisetty

Praveen Kumar Polisetty

Sr Silicon Design Engineer

at AMD

Hyderabad, India8 yrs 3 mos exp
Graphics Processing UnitSystem on a Chip (SoC)Shell Scripting
Adil Sadik

Adil Sadik

Engineer

at Apple

Orlando, United States13 yrs 2 mos exp
Computer ArchitectureVLSI
raghuram iyer

raghuram iyer

GPU memory subsystem architecture manager

at nVIDIA

Bengaluru, India20 yrs 1 mo exp
GPU architecturePerformance verificationSOC architecture
Govinda Rao K S

Govinda Rao K S

Senior System Software Engineer

at NVIDIA

Bengaluru, India12 yrs 8 mos exp
Device DriversEmbedded SystemsMachine Learning
Aditya Tapase

Aditya Tapase

Senior GPU Verification Engineer

at NVIDIA

Mumbai, India6 yrs 6 mos exp
VLSIVerification
Aditya Kumar

Aditya Kumar

Silicon Design Engineer 2

at AMD

Hyderabad, India4 yrs exp
Formal VerificationComputer ArchitectureDFT
Shankar Prasad (Agrawal)

Shankar Prasad (Agrawal)

IP RTL Design

at NXP Semiconductors

Bengaluru, India9 yrs 9 mos exp
MicroarchitectureRTL CodingRTL DevelopmentSystem Architecture
Hao Jun L.

Hao Jun L.

Engineering @ Nvidia

at NVIDIA

Santa Clara, United States18 yrs 11 mos exp
FPGA DesignHLSImage ProcessingVideo Processing