Nakshatar Sharma

Software Engineer

Bengaluru, Karnataka, India2 yrs 4 mos experience

Highly Stable

Key Highlights

Expert in Digital Designs and Formal Verification.
Proficient in advanced simulation software.
Strong foundation in VLSI design from top institutions.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in formal verification and digital design.

Contact

Skills

Core Skills

Digital DesignsFormal VerificationFunctional Coverage

Other Skills

JasperGoldCompmonSVASystemVerilogDebuggingVerilogC

About

Keen to learn new tech stack in fabrication and modeling of VLSI based designs. Open to learn new and challenging simulation softwares.

Experience

2 yrs 4 mos

Total Experience

2 yrs 4 mos

Average Tenure

2 yrs 4 mos

Current Experience

Intel corporation

2 roles

IP Logic Design Engineer

Promoted

Jan 2024 – Present · 2 yrs 4 mos · Hybrid

JasperGoldCompmonFunctional CoverageSVASystemVerilogDigital Designs+4

SoC Design Engineer

Aug 2022 – Jan 2024 · 1 yr 5 mos · Hybrid

CompmonFunctional CoverageDigital Designs

Education

Punjab Engineering College

Masters of technology — VLSI design

Sep 2021 – Jun 2023

Shri Mata Vaishno Devi University

B.tech — Electronic and Communications Engineering

Jan 2016 – Jan 2020

Maharishi Vidya Mandir Senior Secondary School

Senior secondary — Non-Medical

Stackforce found 100+ more professionals with Digital Designs & Formal Verification

Explore similar profiles based on matching skills and experience

Karishma Singh

Sr principle product engineer

at Cadence

Noida, India13 yrs 5 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Muhammad Shoaib

Lead Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Delhi, India3 yrs 9 mos exp

Deep LearningFPGA Design

Phaniraja Srinivas Cherukupalli

SMTS Silicon Design Engineer

at AMD

Hyderabad, India17 yrs 3 mos exp

Ambika Mallesh Reddy

Senior Verification Engineer-2

at Tessolve

Bengaluru, India8 yrs 8 mos exp

Verification EngineeringDDRAMBA Protocols

Kshitij Agrawal

Senior Formal Verification Engineer

at NVIDIA

Santa Clara, United States9 yrs 4 mos exp

FPGA Programming

Abhimanyu Zala

Founder

at Leeco AI

Mumbai, India9 yrs 3 mos exp

Low-power DesignRTL Design

Sibasankar Sahoo

Lead Engineer, Senior

at Qualcomm

Bangalore Urban, India8 yrs 2 mos exp

Low-power DesignUnified Power Format (UPF)Coverage AnalysisGate Level SimulationDigital Logic

kalyan kakarla

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 10 mos exp

Hardware VerificationTest DevelopmentSVIosf2axi