Anuswathi Ravichandran

Software Engineer

Bengaluru, Karnataka, India7 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expert in Design Verification with SystemVerilog and UVM.
  • Proficient in DDR4, DDR5, and HBM3 protocols.
  • Strong background in VLSI and verification environments.
Stackforce AI infers this person is a Design Verification Engineer specializing in advanced memory protocols and VLSI.

Contact

LinkedIn

Skills

Other Skills

DDR5SystemVerilogSerial ProtocolsVery-Large-Scale Integration (VLSI)VerilogC++CPerlJapaneseDFIJapanese Language Proficiency Testbec vantage

About

Experienced Design Verification Engineer skilled in verification environments using SystemVerilog and UVM. Protocols - DDR4,DDR5,HBM3,AXI,DFI, MRDIMM

Experience

7 yrs 7 mos
Total Experience
3 yrs 8 mos
Average Tenure
2 mos
Current Experience

Amd

MTS Silicon Design Engineer

Mar 2026 – Present · 2 mos

Cadence design systems

2 roles

Lead Design Engineer

Promoted

Jul 2022 – Mar 2026 · 3 yrs 8 mos · Bengaluru, Karnataka, India

Design Engineer ll

Jan 2021 – Jun 2022 · 1 yr 5 mos · Bengaluru, Karnataka, India

Smartdv technologies india private limited

Verification Engineer

Aug 2018 – Dec 2020 · 2 yrs 4 mos · Bangalore

Education

Kongu Engineering College

Bachelor of Engineering - BE

Jan 2014 – Jan 2018

SRV Matriculation Higher Secondary School Samayapuram

Jan 2012 – Jan 2014

Stackforce found 100+ more professionals with DDR5 & SystemVerilog

Explore similar profiles based on matching skills and experience

Sachin Kotian

Sachin Kotian

Member of Technical Staff

at AMD

Bengaluru, India9 yrs 9 mos exp
Formal VerificationFunctional VerificationTest Bench DevelopmentDeadlock VerificationValidation
JK

Jagjeevan Kandukuri

Senior Member of Technical Staff

at Mirafra Technologies

San Jose, United States18 yrs 9 mos exp
NVM Express (NVMe)Universal Verification Methodology (UVM)
VM

Varun Mudgal

SMTS

at AMD

Noida, India14 yrs 8 mos exp
IP/Soc VerificationMemory ControllersSubsystem VerificationVerificationVerification IP Development
ST

Srinivasa T

Silicon design engineer 2

at AMD

Bangalore Urban, India5 yrs 4 mos exp
Application-Specific Integrated Circuits (ASIC)RTL CodingSoftware Testing
Vivek Mani Tiwari

Vivek Mani Tiwari

Co-Founder

at Qbit Labs Private Limited

Gurgaon, India17 yrs 2 mos exp
Sakthi Arun

Sakthi Arun

Staff Engineer

at Samsung Semiconductor

Tiruchendur, India6 yrs 8 mos exp
Universal Verification Methodology (UVM)Memory Controllers
Srujan Srivathsava

Srujan Srivathsava

Embedded Firmware Engineer

at Jio

Hyderabad, India2 yrs 4 mos exp
Embedded Software Programming
Shaik Nadeem Ahmed

Shaik Nadeem Ahmed

Sr Silicon Design Engineer

at AMD

Sri Potti Sriramulu Nellore, India4 yrs 6 mos exp
Functional VerificationUniversal Verification Methodology (UVM)SystemVerilog