Varsha Bhide

Software Engineer

Bhopal, Madhya Pradesh, India3 yrs 11 mos experience

Highly Stable

Key Highlights

Expertise in RTL Design and Coding.
Strong foundation in Digital Communication and Electronics.
Proven experience in Mixed Signal Logic Design.

Stackforce AI infers this person is a Mixed Signal Logic Design Engineer with expertise in VLSI and Digital Communication.

Contact

Skills

Core Skills

Rtl DesignRtl Coding

Other Skills

BMODMicroarchitectureCDCLintCVerilogDigital ElectronicsVery-Large-Scale Integration (VLSI)Data StructuresC++MatlabMicrosoft OfficeVHDLHTML5Communication

Experience

3 yrs 11 mos

Total Experience

3 yrs 11 mos

Average Tenure

3 yrs 11 mos

Current Experience

Intel corporation

2 roles

Mixed Signal Logic Design Engineer

Jun 2022 – Present · 3 yrs 11 mos

RTL DesignRTL Coding

Graduate Technical Intern

Jul 2021 – May 2022 · 10 mos

Airports authority of india(aai)

Major training:CNS-AS (Communication Navigation Surveillance-Airport Systems)

Jun 2017 – Jun 2017 · 0 mo · Bhopal, Madhya Pradesh, India

Crisp

Minor training: VLSI Design

May 2016 – Jun 2016 · 1 mo · Bhopal, Madhya Pradesh, India

Education

Maulana Azad National Institute of Technology

Master of Technology - MTech — Digital Communication

Sep 2020 – May 2022

Maulana Azad National Institute of Technology

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Anand Vihar Higher Secondary School,bhopal

PCM

Jan 1999 – Jan 2014

Stackforce found 100+ more professionals with Rtl Design & Rtl Coding

Explore similar profiles based on matching skills and experience

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India6 mos exp

ASICFunctional Verification

Rahul Suryam Yellapantula

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 4 mos exp

Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)Wireless Communications Systems

Mahesh Arumugam

Lead

at Intel Corporation

Bengaluru, India19 yrs 1 mo exp

VLSIFunctional Verification

meganathan kumar

Director, Verification & Validation

at Microsoft

Chennai, India14 yrs 3 mos exp

Anil Gajkela

Department Manager

at MediaTek

Bengaluru, India23 yrs 2 mos exp

ASICSoC

Saritha Pavuluri

Principal Engineer

at Intel Tech India Pvt Ltd

India22 yrs 2 mos exp

ASICFunctional Verification

Arunkumar S R

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp

Functional VerificationDigital DesignFPGA Design

Rahul goud

Member of Technical Staff

at Soctronics

Hyderabad, India9 yrs 11 mos exp

Universal Verification Methodology (UVM)