Rajasekhara Rao Badana

Director of Engineering

Bengaluru, Karnataka, India25 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Physical Design for advanced processors
  • Proven track record in GPU and AI processor implementation
  • Strong background in RTL design and verification
Stackforce AI infers this person is a Semiconductor Engineering Leader with expertise in Physical Design and SoC architecture.

Contact

LinkedIn

Skills

Core Skills

Physical DesignSocLow-power DesignRtl Design

Other Skills

Timing ClosureVHDLStatic Timing AnalysisVLSISemiconductorsEDAICFunctional VerificationApplication-Specific Integrated Circuits (ASIC)VerilogDebuggingTCLIntegrated Circuits (IC)System on a Chip (SoC)Very-Large-Scale Integration (VLSI)

Experience

25 yrs 10 mos
Total Experience
6 yrs 5 mos
Average Tenure
6 yrs 4 mos
Current Experience

Qualcomm

Senior Director of Engineering: GPU/AI/DSP CORE Physical Design/Implementation at Qualcomm

Jan 2020 – Present · 6 yrs 4 mos · Bengaluru

  • Implementation and Physical Design of GPU, NPU, and DSP processors for AI, data center, compute, mobile, automotive, and IoT market segments
Timing ClosureSoCVHDLRTL designStatic Timing AnalysisVLSI+12

Intel corporation

Senior Engineering Manager - Physical Design/Implementation

Jul 2008 – Jan 2020 · 11 yrs 6 mos · Bengaluru

  • Structural Design/Implementation of High Performance GPU Cores and x86 Servers
Physical Design

Adavanced micro devices

Technical Lead

Dec 2004 – Jul 2008 · 3 yrs 7 mos · Bengaluru

  • x86 CPU Semi-Custom Implementation/Physical Design for AMD Server Market Segments
Low-power DesignEDA

Texas instruments

Senior Design Engineer

Jul 2000 – Nov 2004 · 4 yrs 4 mos · Bengaluru

  • Pre-Si Verification/Implementation of DSP Processors/TI Next-Generation Emulation Device, RTL Design/Implementation of 802.11 WLAN SOCs
RTL DesignFunctional Verification

Education

Birla Institute of Technology And Science (BITS), Pilani

Dual Degree

Jan 1995 – Jan 2000

APRS

High School

Jan 1993 – Present

Stackforce found 100+ more professionals with Physical Design & Soc

Explore similar profiles based on matching skills and experience

Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 6 mos exp
Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs 1 mo exp
VLSIMixed Signal
GK

Ganesh Kumar

Senior Principal

at Renesas Electronics

Hyderabad, India27 yrs exp
ASICVLSI
vikas agrawal

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 6 mos exp
ASICFunctional Verification
Rajiv Mittal

Rajiv Mittal

CTO and Head of Engineering

at LeadSoc Technologies Pvt Ltd

Bengaluru, India25 yrs 4 mos exp
Viren Bansal

Viren Bansal

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 4 mos exp
ASICRTL design
Sanjay Angaitkar

Sanjay Angaitkar

Director Silicon Design Engineering

at AMD

Bengaluru, India27 yrs 6 mos exp
KM

Kamlesh Maheshwari

Engineer

at AMD

Bengaluru, India22 yrs 11 mos exp
Functional VerificationVLSI