Kartik Agrawal

Software Engineer

South Delhi, Delhi, India6 yrs 1 mo experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced ASIC Design and DV Engineer at Nvidia.
Strong foundation in Electrical Engineering from IIT Delhi.
Leadership roles in cultural and sports activities.

Stackforce AI infers this person is a skilled ASIC Design Engineer with a focus on digital verification and machine learning.

Contact

Skills

Core Skills

Asic DesignDigital Verification

Other Skills

Digital ElectronicsMachine LearningDigital Signal ProcessingImage ProcessingMicrosoft OfficeMicrosoft ExcelLeadershipJavaArduinoAutodesk InventorMicrosoft WordMicrosoft PowerPointPublic SpeakingRaspberry PiArduino IDE

Experience

6 yrs 1 mo

Total Experience

2 yrs

Average Tenure

3 yrs 10 mos

Current Experience

Nvidia

ASIC Design and DV Engineer

Jul 2022 – Present · 3 yrs 10 mos · Bangalore

Digital ElectronicsMachine LearningDigital Signal ProcessingImage ProcessingASIC DesignDigital Verification

Qualcomm

2 roles

Engineering Intern

Jan 2022 – May 2022 · 4 mos

Interim Engineering Intern

May 2021 – Aug 2021 · 3 mos

Karakoram hostel iitd

3 roles

Cultural Secretary

Sep 2020 – Jun 2021 · 9 mos

Badminton Captain

Apr 2019 – Aug 2020 · 1 yr 4 mos

Fine Arts and Crafts Club, Representative

Apr 2019 – Aug 2020 · 1 yr 4 mos

Focal energy

Data Management Intern

May 2020 – Jul 2020 · 2 mos

Ciphense ai

IoT Intern

Apr 2020 – May 2020 · 1 mo

Education

Indian Institute of Technology, Delhi

BTech - Bachelor of Technology — Electrical Engineering

Jan 2018 – Jan 2022

Stackforce found 76 more professionals with Asic Design & Digital Verification

Explore similar profiles based on matching skills and experience

Raghu Reddy

Staff Engineer

at Broadcom

Bengaluru, India13 yrs 11 mos exp

Tejaswini T R

Physical Design Engineer ( On Contract )

at MediaTek

Bengaluru, India1 yr 8 mos exp

Physical DesignStatic Timing AnalysisDigital DesignAnalog Electronics

Sujaata R

Senior Member of Technical Staff

at AMD

Bengaluru, India14 yrs 11 mos exp

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 9 mos exp

VerilogSystemVerilog

Dinesh Nair

Director

at Intel India

Bengaluru, India25 yrs 9 mos exp

Neha Tabassum

ASIC Design and Verification Engineer

at Avalon Holographics

India8 yrs 5 mos exp

Pankaj Jaiswal

Platform Power and Performance Engineer

at Intel Corporation

Bengaluru, India1 yr 9 mos exp

Very-Large-Scale Integration (VLSI)CMOS

Raghucharan Boddupalli

Director & Principal Architect, DCAI

at MediaTek

Bangalore, India25 yrs 3 mos exp

Scale up and scale out IP architectureSmart NIC architecturePacket processing pipelineBuffer management architecture