Kommineni Ruchita

Software Engineer

Bengaluru, Karnataka, India8 yrs 7 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in DFT and VLSI design.
Strong background in Electrical Engineering.
Hands-on experience with industrial electrical equipment.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and DFT methodologies.

Contact

Skills

Core Skills

DftVery-large-scale Integration (vlsi)

Other Skills

Network TheorySemiconductorsElectrical EngineeringDigital ElectronicsIntegrated Circuits (IC)DebuggingProject ManagementElectronicsMatlabC++Microsoft WordLinuxsynopsys vcsverdi

Experience

8 yrs 7 mos

Total Experience

4 yrs 3 mos

Average Tenure

7 yrs 10 mos

Current Experience

Intel corporation

Component Design Engineer (DFT)

Jul 2018 – Present · 7 yrs 10 mos

Network TheoryVery-Large-Scale Integration (VLSI)DFTSemiconductorsElectrical EngineeringDigital Electronics+10

Centre for value education club

Additional Secretary

Aug 2016 – May 2017 · 9 mos

Visakhapatnam steel plant, rinl

Industrial Trainee

May 2016 – May 2016 · 0 mo · Vishakhapatnam Area, India

Exposure to industrial level electrical and electronic equipment used and their applications during power generation.

Education

National Institute of Technology Warangal

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Sri Chaitanya Juinior College,Hyderabad

Intermediate

Jan 2012 – Jan 2014

Bhashyam High School, Kurnool

Higher Secondary school

Jan 2007 – Jan 2012

Stackforce found 100+ more professionals with Dft & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 6 mos exp

EngineeringDesign

Bhuvan Narasimhan

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 9 mos exp

STAPhysical Design

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 5 mos exp

Automatic Test Pattern Generation (ATPG)Simulation

Richa Singh

Industrial Training

at central Electronics Limited .

Bengaluru, India2 yrs 5 mos exp

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs 1 mo exp

Functional VerificationSystemVerilog

Shaleen Agarwal

IP Verification Engineer

at AMD

Bengaluru, India2 yrs exp

Digital IC DesignFunctional VerificationDebugging

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 9 mos exp

ASICVLSI