Neethi Shetty

Software Engineer

Bangalore Urban, Karnataka, India6 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Automatic Test Pattern Generation and simulation.
  • Strong background in post silicon debug and coverage improvement.
  • Experience in DFT tools and methodologies.
Stackforce AI infers this person is a VLSI design and testing expert with a focus on DFT methodologies.

Contact

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Simulation

Other Skills

Coverage debugPost silicon debugVery-Large-Scale Integration (VLSI)DFT CompilerDFTMAXSynopsys toolsTetramax

About

DRC checks, ATPG, Coverage improvement, QC checks, timing and no timing simulations, post silicon debug

Experience

6 yrs 4 mos
Total Experience
3 yrs 2 mos
Average Tenure
4 yrs 3 mos
Current Experience

Mediatek

DFT Engineer

Jan 2022Present · 4 yrs 3 mos

Automatic Test Pattern Generation (ATPG)Simulation

Alva's institute of engineering and technology

Assistance Professor

Jun 2015Jul 2017 · 2 yrs 1 mo · Moodbidre

Education

PES University

M.tech — VLSI

Jun 2013Jun 2015

Stackforce found 100+ more professionals with Automatic Test Pattern Generation (atpg) & Simulation

Explore similar profiles based on matching skills and experience