Anuj Kumar

Software Engineer

Noida, Uttar Pradesh, India9 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expertise in VLSI design and implementation.
Strong background in Microelectronics Engineering.
Proven leadership in engineering teams at Qualcomm.

Stackforce AI infers this person is a VLSI Engineer with expertise in semiconductor design and implementation.

Contact

Skills

Other Skills

SchematicLayout Versus Schematic (LVS)HSPICERTL CodingApplication-Specific Integrated Circuits (ASIC)SynthesisLECSTAScriptingMicrosoft OfficeMicrosoft ExcelMicrosoft WordPowerPointCustomer ServiceManagement

About

Experienced VLSI Engineer part of Graphics Silicon Implementation team at Qualcomm, Noida. Strong engineering professional with a Master's degree in Microelectronics Engineering from BITS Pilani, Pilani Campus.

Experience

9 yrs 3 mos

Total Experience

4 yrs 7 mos

Average Tenure

8 yrs 10 mos

Current Experience

Qualcomm

4 roles

Lead Senior Engineer

Promoted

Dec 2023 – Present · 2 yrs 5 mos

Senior Design Engineer

Sep 2022 – Dec 2023 · 1 yr 3 mos

Senior Design Engineer

Promoted

Oct 2019 – Sep 2022 · 2 yrs 11 mos

Design Engineer

Jul 2017 – Oct 2019 · 2 yrs 3 mos

Intel corporation

Intern

Jan 2017 – Jun 2017 · 5 mos · Bengaluru Area, India

Ducat education

Summer Trainee

Jun 2013 – Jul 2013 · 1 mo · Noida Area, India

Education

Birla Institute of Technology and Science, Pilani

Master of Engineering (M.Eng.) — Microelectronics

Jan 2015 – Jan 2017

Jaypee Institute of Information Technology, Noida

Bachelor of Technology (B.Tech.) — ELECTRONICS & COMMUNICATION ENGINEERING

Jan 2011 – Jan 2015

Ryan International School, Noida

Science

Jan 2011 – Present

Stackforce found 100+ more professionals with Schematic & Layout Versus Schematic (LVS)

Explore similar profiles based on matching skills and experience

Prashant Singh

Senior Engineer

at MediaTek

Bangalore Urban, India10 yrs 6 mos exp

Dinesh Varada

Sr Silicon Design Engineer

at AMD

Andhra Pradesh, India7 yrs exp

Electronics DesignStatic Timing AnalysisPlace & RouteDesign Rule Checking (DRC)

Ruta Kothari

Graduate Service Assistant - Grader

at Arizona State University

San Francisco, United States1 yr exp

Yedukondalu Meegada

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 10 mos exp

Physical DesignDesign Rule Checking (DRC)

Sindhuja Reddy Kunta

Senior Silicon Design Engineer

at AMD

Bangalore Urban, India8 yrs 7 mos exp

Physical DesignVery-Large-Scale Integration (VLSI)

Naveen NL

R&D Engineer IC Design 2

at Broadcom Inc.

Bengaluru, India7 yrs 7 mos exp

Layout DesignCadence Virtuoso

Narendra Tammarapu

Lead Engineer Senior

at Qualcomm

Bengaluru, India6 yrs exp

Physical DesignStatic Timing Analysis

Venkatesh Aluvala

Silicon Design Engineer 2

at AMD

Hyderabad, India2 yrs 9 mos exp

Clock Tree SynthesisDesign Rule Checking (DRC)Place & Route