Amaya Sam

Software Engineer

Bangalore Urban, Karnataka, India5 yrs 8 mos experience
Most Likely To Switch

Key Highlights

  • Experienced ASIC Engineer with strong VLSI skills.
  • Proficient in multiple programming languages including Python and C++.
  • Demonstrated leadership as Technical Coordinator in IEEE.
Stackforce AI infers this person is a VLSI Engineer with expertise in ASIC design and scripting for non-profit technology management.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Static Timing AnalysisPhysical Design

Other Skills

TclPerlPythonBashFusion CompilerICC2RTL to GDSMachine LearningElectronicsDigital ElectronicsXilinx Vivado

About

Experienced Technical Coordinator with a demonstrated history of working in the non-profit organization management industry. Skilled in Python (Programming Language), C++, Verilog, Data Structures, and R. Strong information technology professional with a Bachelor of Technology focused in Electrical, Electronics and Communications Engineering from Model Engineering College,Thrikkakkara.

Experience

5 yrs 8 mos
Total Experience
1 yr 10 mos
Average Tenure
2 yrs
Current Experience

Nvidia

ASIC Engineer

May 2024 – Present · 2 yrs · Bengaluru, Karnataka, India

  • STA Engineer, PT
  • Scripting : Tcl , Perl , Python , Bash
TclPerlPythonBashVery-Large-Scale Integration (VLSI)Static Timing Analysis

Synopsys inc

3 roles

Senior Application Engineer

Feb 2024 – Apr 2024 · 2 mos

Application Engineer 2

Jul 2023 – Feb 2024 · 7 mos

  • Design planning

Application Engineer 1

Jul 2021 – Jul 2023 · 2 yrs

  • Physical design Application Engineer
  • Fusion Compiler, ICC2,PT
  • RTL to GDS
Fusion CompilerICC2RTL to GDSPhysical Design

Ieee sb | mec

Technical Coordinator

Jan 2020 – Jan 2021 · 1 yr

Education

Model Engineering College

Bachelor of Technology

Jan 2017 – Jan 2021

Chavara Public School, Pala

PCMB

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Static Timing Analysis

Explore similar profiles based on matching skills and experience

SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 4 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 9 mos exp
Physical Design
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
Bhilwan Reddy

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India15 yrs exp
VLSIASIC
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Kavyashree U S

Kavyashree U S

Principal Product Engineer

at Cadence Design Systems

Bengaluru, India6 yrs 9 mos exp
Shashank Misra

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 3 mos exp
DA

Dheeraj Anand

Senior Manager Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 7 mos exp
VLSIPhysical Design