Saiganesh P

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Logic Synthesis and Static Timing Analysis.
  • Proficient in Python and Software Development.
  • Strong educational background in Microelectronics and VLSI.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI and software development.

Contact

LinkedIn

Skills

Core Skills

Logic SynthesisStatic Timing AnalysisPython (programming Language)Software Development

Other Skills

Fusion CompilerSynopsys Design CompilerSynopsys PrimetimeCLPConformal LECEquivalence CheckingMicrosoft OfficeCEmbedded SystemsMatlabTCADSPICE

About

Will be keen on learning new things and get a work on that. Friendly with all associates.

Experience

6 yrs 10 mos
Total Experience
2 yrs 3 mos
Average Tenure
3 yrs 11 mos
Current Experience

Amd

2 roles

Senior Silicon Design Engineer

Promoted

Dec 2024 – Present · 1 yr 5 mos · Hyderabad, Telangana, India · On-site

Fusion CompilerSynopsys Design CompilerSynopsys PrimetimeCLPConformal LECEquivalence Checking+2

Silicon Design Engineer 2

Jul 2022 – Dec 2024 · 2 yrs 5 mos · Hyderabad, Telangana, India · On-site

Microsoft OfficePython (Programming Language)

Free lancer

Math Teacher

Sep 2017 – Jun 2019 · 1 yr 9 mos · Chitradurga, India

Robert bosch engineering and business solutions india

Software Engineer

Jul 2016 – Sep 2017 · 1 yr 2 mos · Bengaluru, Karnataka, India

Software DevelopmentMicrosoft Office

Education

Indian Institute of Technology, Madras

Master's degree — Microelectronics and VLSI

Jan 2019 – Jan 2022

Sri Jayachamarajendra College of Engg., MYSORE

Bachelor of Engineering (BE)

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Logic Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

MR

Monica R

Staff Associate

at Samsung Semiconductor

Bengaluru, India6 yrs 7 mos exp
Physical DesignLow-power Design
Sunil Kumar Viyyapu

Sunil Kumar Viyyapu

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 9 mos exp
JK

Jaidev Kaushik

Senior Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp
APR (Place & Route)
Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 6 mos exp
Physical DesignSynthesis
ravneet singh

ravneet singh

Director

at Samsung Electronics

Bengaluru, India21 yrs 9 mos exp
SoCASICPhysical DesignVLSI
Mallina Rajesh

Mallina Rajesh

Senior Design Engineer

at AMD

Bengaluru, India18 yrs 9 mos exp
VLSIPhysical DesignTiming Closure
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 7 mos exp
VLSISoCPhysical DesignTiming Closure
Gaurav Sharma

Gaurav Sharma

Silicon Design Engineer 2

at AMD

Hyderabad, India11 mos exp
RTL DesignDigital IC DesignAnalog IC Design