Abhijith A B

Product Engineer

Hanamakonda, Telangana, India1 yr 10 mos experience

Key Highlights

  • Experienced in Physical Design and VLSI.
  • Strong foundation in Electronics and Communications Engineering.
  • Proficient in multiple programming languages including Python.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and Electronics.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVery-large-scale Integration (vlsi)

Other Skills

CMOSVerilogNatural Language Processing (NLP)Design Verification TestingField-Programmable Gate Arrays (FPGA)Machine LearningDigital ElectronicsArduinoAnalog CircuitsBlockchainPython (Programming Language)

Experience

1 yr 10 mos
Total Experience
1 yr 10 mos
Average Tenure
1 yr 10 mos
Current Experience

Siemens eda (siemens digital industries software)

Product Engineer

Jul 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

Physical DesignCMOSVerilogVery-Large-Scale Integration (VLSI)

Amd

Graphics IP Verification Intern

Jun 2023 – May 2024 · 11 mos · Hyderabad, Telangana, India

Education

National Institute of Technology Warangal

Master of Technology - MTech — Electronic Instrumentation and Embedded Systems

Aug 2022 – Jun 2024

Sree Chitra Thirunal College of Engineering, Pappanamcode, Thiruvananthapuram

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Physical Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Shubhi Garg

Shubhi Garg

Staff ASIC Digital Design Engineer

at Synopsys Inc

Delhi, India8 yrs 6 mos exp
Application-Specific Integrated Circuits (ASIC)Static Timing Analysis
himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 9 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 4 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Static Timing AnalysisLogic Synthesis
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 6 mos exp
Functional VerificationSoC