kokila kumar

Software Engineer

Bengaluru, Karnataka, India3 yrs 7 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in RTL Design and Verification.
  • Strong background in VLSI and Digital Logic.
  • Proficient in multiple programming languages including Python and TCL.
Stackforce AI infers this person is a VLSI and Digital Design specialist with strong RTL and verification skills.

Contact

LinkedIn

Skills

Core Skills

Logic DesignRtl Design

Other Skills

Digital LogicAssertionsField-Programmable Gate Arrays (FPGA)Low-power DesignAlteraDigital ElectronicsRTL VerificationRTL CodingVery-Large-Scale Integration (VLSI)Hardware Description LanguageFunctional VerificationCoding ExperienceStatic Timing AnalysisScriptingSystem on a Chip (SoC)

Experience

3 yrs 7 mos
Total Experience
1 yr 9 mos
Average Tenure
2 yrs 2 mos
Current Experience

Cadence design systems

2 roles

Senior Solutions Engineer

Apr 2024 – Present · 2 yrs 2 mos · Bengaluru, Karnataka, India · Hybrid

Logic DesignDigital LogicAssertionsField-Programmable Gate Arrays (FPGA)Low-power DesignAltera+23

Intern

Sep 2023 – Mar 2024 · 6 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

Graduate Technical Intern

Sep 2022 – May 2023 · 8 mos · Bengaluru, Karnataka, India · Hybrid

DebuggingCoding Experience

Tata consultancy services

Assistant System Engineer

Aug 2019 – Jan 2021 · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Sep 2021 – Jun 2023

CMR Institute Of Technology

Bachelor's degree — Electronics and Communications Engineering

Jul 2015 – Apr 2019

Stackforce found 100+ more professionals with Logic Design & Rtl Design

Explore similar profiles based on matching skills and experience

KS

Kartik Somanchi

MTS Silicon Design Engineer

at AMD

Sunnyvale, United States5 yrs 6 mos exp
Application-Specific Integrated Circuits (ASIC)CPU designLow-power DesignHardware EmulationSystemVerilog
PC

Prashanth Chokkarapu

Senior Technical Manager

at Synapse Design Inc.

Bengaluru, India13 yrs exp
Physical Design
HB

Harsha Bharadhwaj

Director

at NVIDIA

Bengaluru, India20 yrs 1 mo exp
Memory DesignTiming Closure
FL

Faizan Lone

STA Engineer

at Qualcomm

India3 yrs 7 mos exp
Timing ClosureStatic Timing AnalysisPhysical DesignTiming Analysis
VT

Vishal Trivedi

Senior Verification Engineer

at NVIDIA

Bengaluru, India13 yrs 9 mos exp
ASICFunctional VerificationProblem SolvingAXI
AS

Ajisha Sajeev

Senior Design Engineer

at AMD

Bengaluru, India7 yrs 7 mos exp
DFTScan Insertion
Varun Pandey

Varun Pandey

Staff UX Researcher

at Intangles

India7 yrs 10 mos exp
UX ResearchProduct StrategyDesign ResearchUser Experience Design (UED)
Pooja Jadhav - HFI-CUA™

Pooja Jadhav - HFI-CUA™

UX Interaction Designer

at Baker Hughes

Mumbai, India2 yrs 5 mos exp
Ecommerce application designUser Interface DesignUser Experience Design (UED)Mobile Application DesignPrototyping