Rama Subba Reddy Gooda

Software Engineer

Bengaluru, Karnataka, India14 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced DFT Engineer at Intel Corporation.
  • Strong background in VLSI and semiconductor design.
  • Proficient in multiple programming and scripting languages.
Stackforce AI infers this person is a semiconductor design expert with a focus on DFT methodologies.

Contact

LinkedIn

Skills

Core Skills

DftVlsi

Other Skills

Static Timing AnalysisTCLATPGSemiconductorsASICVerilogNCSimPerlSoC

Experience

14 yrs 10 mos
Total Experience
2 yrs 11 mos
Average Tenure
4 yrs 11 mos
Current Experience

Intel corporation

DFT Engineer

Jul 2021 – Present · 4 yrs 11 mos · Bangalore Urban, Karnataka, India

Static Timing AnalysisDFTVLSITCLATPGSemiconductors+5

Amd

MTS Silicon Design Engineer

Jan 2021 – Jun 2021 · 5 mos · Bangalore Urban, Karnataka, India

Samsung r&d

Sr staff Engineer

Oct 2018 – Jan 2021 · 2 yrs 3 mos · Bangalore

Qualcomm

3 roles

Senior Engineer

Mar 2017 – Oct 2018 · 1 yr 7 mos

Senior Consultant

Sep 2015 – Mar 2017 · 1 yr 6 mos

Consultant

Sep 2013 – Aug 2015 · 1 yr 11 mos

Infotech

DFT Engineer

Jan 2011 – Apr 2013 · 2 yrs 3 mos · Greater Hyderabad Area

Education

Jawaharlal Nehru Technological University

M.TECH — VLSI System Design

Jan 2008 – Jan 2010

Jawaharlal Nehru Technological University

B.Tech — ECE

Jan 2004 – Jan 2008

Stackforce found 100+ more professionals with Dft & Vlsi

Explore similar profiles based on matching skills and experience

VC

Vishal Chauhan

Network Engineer

at HFT

Delhi, India4 yrs 5 mos exp
Shubham Meena

Shubham Meena

Intern

at Intel

Sheopur, India10 mos exp
Robotics
Saurabh Ratnaparkhi

Saurabh Ratnaparkhi

Manager Technology Operations - E-commerce

at Walmart

Mumbai, India4 yrs 10 mos exp
Strategic PlanningTechnical Program ManagementTechnical Project LeadershipSQLSAP ERP
Dhaval Patel

Dhaval Patel

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 2 mos exp
Functional VerificationUniversal Verification Methodology (UVM)Power Management VerificationAXI Protocol Verification
Kaustubh Apte

Kaustubh Apte

Member of Technical Staff

at SiMa.ai

Bengaluru, India12 yrs exp
Physical DesignStatic Timing Analysis
Prahlad Choudhary

Prahlad Choudhary

Digital Design Engineer

at Texas Instruments

Bengaluru, India2 yrs 2 mos exp
VerilogSystem VerilogStatic Timing Analysis
Nagabhushanam Vuddagiri

Nagabhushanam Vuddagiri

Co-Founder

at FabIC Design Solutions Pvt Ltd

Bengaluru, India10 yrs 8 mos exp
Physical DesignStatic Timing Analysis
Ashutosh Purohit

Ashutosh Purohit

Member of Technical Staff Physical Design

at AMD

Bengaluru, India9 yrs 4 mos exp
Physical DesignSoC Design