Kumar Shubham

Software Engineer

Bengaluru, Karnataka, India4 yrs 9 mos experience

Key Highlights

Experienced in EDA tools and physical design.
Proficient in multiple programming languages and frameworks.
Strong background in VLSI design and machine learning.

Stackforce AI infers this person is a VLSI and EDA tools specialist with a focus on hardware engineering.

Contact

Skills

Core Skills

Fusion Compiler

Other Skills

Genusinnovusrtl synthesispdPython (Programming Language)Machine LearningTcl-TkData AnalysisDjangoHTML5Cascading Style Sheets (CSS)Adobe PhotoshopJavascriptVerilogC (Programming Language)

Experience

4 yrs 9 mos

Total Experience

2 yrs 10 mos

Average Tenure

1 yr 11 mos

Current Experience

Synopsys inc

Sr Engineer, RnD engineering

Jul 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India

Fusion compiler

Intel corporation

3 roles

EDA tools Hardware Engineer

Promoted

Nov 2023 – Jun 2024 · 7 mos

Genus, innovus, rtl synthesis, pd

Genusinnovusrtl synthesispd

CAD Engineer

Jul 2022 – Nov 2023 · 1 yr 4 mos

Intern

Jul 2021 – Jun 2022 · 11 mos

National institute of technology kurukshetra

Teaching Assistant

Sep 2020 – Jun 2022 · 1 yr 9 mos · India

Education

National Institute of Technology Kurukshetra

Master of Technology - MTech — vlsi design

Jan 2020 – Jan 2022

Visvesvaraya Technological University

Bachelor of Engineering - BE

Stackforce found 100+ more professionals with Fusion Compiler

Explore similar profiles based on matching skills and experience

Hari Krishna Vinjamoori

Asic implementation Engineer

at Sintegra Inc.

Bengaluru, India6 yrs 7 mos exp

ASICPhysical DesignPhysical VerificationVLSI

Taha Perwaiz

Physical Design Engineer

at Qualcomm

Bengaluru, India2 yrs 3 mos exp

Physical DesignTiming ClosureGraphics Hardware DesignDigital IC DesignPower Performance Optimization

Hemendra Kumar

ASIC Design Engineer

at Sintegra Inc.

Bengaluru, India9 yrs 10 mos exp

ASIC DesignPhysical DesignSynthesisLECIC Fabrication

Usirikayala Saidulu

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 8 mos exp

Physical DesignStatic Timing AnalysisTiming Analysis

Himanshu Kumar

Graduate Engineering Trainee

at Synopsys Inc

Mumbai, India1 yr 3 mos exp

Place & RouteOracle Database

Bhuvana V

Principal Engineer

at GlobalFoundries

Bengaluru, India5 yrs 8 mos exp

Static Timing Analysis

Kiran Chinni

Associate Director-Physical Design - AlphawaveSemi

at Alten

Bengaluru, India14 yrs 4 mos exp

Physical DesignSOCStatic Timing AnalysisTiming Closure

Siva krishna Reddy Pocha

Design Engineer - Synthesis and STA

at Qualcomm

Kurnool, India2 yrs 9 mos exp

Physical SynthesisStatic Timing AnalysisSynthesisPlace & RoutePNR