Melvin Balakrishnan

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience

Highly Stable

Key Highlights

Expertise in ASIC design and development.
Strong background in SystemVerilog and CDC.
Proven experience in digital design and image processing.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC development and digital design.

Contact

Skills

Core Skills

Application-specific Integrated Circuits (asic)Rtl Design

Other Skills

PCIe DesignCDCSystemVerilogDigital DesignsC++Image SensorsImage ProcessingLintLogic DesignVerilogPython (Programming Language)C (Programming Language)

Experience

6 yrs 10 mos

Total Experience

2 yrs 7 mos

Average Tenure

1 yr 7 mos

Current Experience

Nvidia

Senior ASIC Engineer

Nov 2024 – Present · 1 yr 7 mos · Bengaluru, Karnataka, India

PCIe Design

PCIe DesignApplication-Specific Integrated Circuits (ASIC)RTL Design

Onsemi

2 roles

Senior Design Engineer

Promoted

May 2023 – Oct 2024 · 1 yr 5 mos

CDCSystemVerilogApplication-Specific Integrated Circuits (ASIC)

Design Engineer

Jul 2021 – May 2023 · 1 yr 10 mos

SystemVerilogDigital DesignsApplication-Specific Integrated Circuits (ASIC)

Indian institute of technology, madras

Masters Student

Jul 2019 – Jul 2021 · 2 yrs

C++Digital Designs

Education

Indian Institute of Technology, Madras

Master of Technology - MTech — Integrated Circuits and Systems

Jan 2019 – Jan 2021

College of Engineering Trivandrum

Bachelor of Technology (BTech) — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Rtl Design

Explore similar profiles based on matching skills and experience

Sukruth S

Lead Design Engineer

at Cadence

Bengaluru, India4 yrs 5 mos exp

Analog Integrated Circuit DesignEngineering LeadershipMixed-Signal IC DesignCircuit DesignAnalog Circuit Design

Dhanashree K

Manager -Talent Acquisition

at Mirafra Technologies

Bengaluru, India13 yrs 4 mos exp

VLSIASIC

Rameez KT

Staff Engineer

at MaxLinear

Bengaluru, India8 yrs 9 mos exp

Universal Verification Methodology (UVM)SystemVerilog

PRANAV KARTIKEYA

Summer Research Intern

at NIT Trichy

Visakhapatnam, India0 mo exp

Embedded SystemsVLSI Design

Dinesh Reddy

VLSI Talent Acquisition Specialist

at Cedar International Solutions Pvt Ltd

Bengaluru, India1 yr 1 mo exp

VLSI Talent AcquisitionTechnical Recruiting

Hargovind Sahu

Principal Engineer

at Arm

Bengaluru, India18 yrs 8 mos exp

SystemVerilogOn-chip communication protocolsDigital IP DevelopmentFPGA ValidationEmulation Techniques

Aviral Shrivastava

Digital Design Engineer

at Analog Devices

Bengaluru, India10 mos exp

Digital DesignStatic Timing AnalysisSynthesis

Shatakshi Shukla

Accumulated Expertise

at Career-Wide Experience

Chennai, India0 mo exp