S

Swapnil Dubey

Product Engineer

Bengaluru, Karnataka, India1 yr 8 mos experience

Key Highlights

  • Expert in semiconductor technology solutions.
  • Strong background in full stack development.
  • Proficient in RTL design and functional verification.
Stackforce AI infers this person is a Semiconductor and Automotive software engineer with full stack development expertise.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationRtl DesignFull Stack Development

Other Skills

React.jsMainframeTCLTcl-TkSpring MVCJavaScriptIBM Db2SQLC++Core JavaHTMLSpring FrameworkSpring BootJavaCascading Style Sheets (CSS)

About

Contribution to the cutting-edge solutions in semiconductor technology.

Experience

1 yr 8 mos
Total Experience
--
Average Tenure
--
Current Experience

Digicomm semiconductor

Design Verification Engineer

May 2026 – Present · 1 mo

Synopsys inc

ASIC Digital Design

May 2024 – May 2025 · 1 yr · Bengaluru

  • Joined Synopsys as an intern in DDR5 FE RTL design team working on phy Interface: DDR5
Functional VerificationRTL Design

Infosys

Software Engineer

Jan 2021 – Aug 2022 · 1 yr 7 mos · Indore, Madhya Pradesh, India

  • Worked as a full stack developer under the project Central warranty system(CWS), Toyota Motors Europe(TME),belgium in Application management system(AMS) team.
React.jsMainframeFull Stack Development

Education

Indian Institute Of Information Technology Allahabad

M. Tech

May 2024 – Present

Stackforce found 100+ more professionals with Functional Verification & Rtl Design

Explore similar profiles based on matching skills and experience

RA

Rohith A

Design Engineer-1

at KarMic Design Private Ltd

Udupi, India1 yr 6 mos exp
Layout DesignCadence VirtuosoAnalog Mixed SignalsField-Programmable Gate Arrays (FPGA)Semiconductor Device
TH

Tapan Halder

Senior Director, R&D

at Synopsys Inc

San Jose, United States35 yrs 10 mos exp
Verification and Validation (V&V)SimulationSoftware DevelopmentSynthesis
SB

Slimane Boutobza, PhD

Director of Engineering

at Cadence Design Systems

France28 yrs 11 mos exp
MM

Manikanth Mithinti

Senior Lead

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
System on a Chip (SoC)RTL DesignDigital Circuit Design
RR

ROOP RAJESH R

Lead Engineer Sr

at Qualcomm

Bengaluru, India15 yrs 10 mos exp
Validation EngineeringHardware EngineeringSystem ValidationEmbedded Systems
LL

Linh Le

Senior Manager, ASIC Digital Design - Site Manager

at Synopsys Inc

Vietnam19 yrs 11 mos exp
CK

Christo K Thomas

Assistant Professor

at Worcester Polytechnic Institute

Worcester, United States13 yrs 6 mos exp
Research CollaborationScholarly ResearchAIWireless CommunicationsSemantic Communication
AK

Ashwani Kumar

Senior GPU Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs exp
SystemVerilogDigital IC Design