A

Ashwani Kumar

Software Engineer

Bengaluru, Karnataka, India4 yrs experience
Highly Stable

Key Highlights

  • Expert in GPU IP and subsystem-level verification.
  • Strong debugging skills with end-to-end ownership.
  • Proficient in SystemVerilog and UVM methodologies.
Stackforce AI infers this person is a Digital IC Design expert with a focus on GPU verification.

Contact

LinkedIn

Skills

Core Skills

SystemverilogDigital Ic Design

Other Skills

UVMconstrained-random verificationdirected verificationtestbench developmentfunctional coverageregression debuggingcJavaVerilogDigital ElectronicsElectronics Devices CircuitMicrosoft Office

Experience

4 yrs
Total Experience
4 yrs
Average Tenure
4 yrs
Current Experience

Qualcomm

Senior GPU Design Verification Engineer

Jun 2022 – Present · 4 yrs · Bengaluru, Karnataka, India · On-site

  • Senior Design Verification Engineer with experience in GPU IP and subsystem-level verification at Qualcomm.
  • Skilled in SystemVerilog and UVM-based constrained-random and directed verification, testbench development, functional coverage, and regression debugging.
  • Strong collaborator with excellent debugging skills and end-to-end ownership.
SystemVerilogUVMconstrained-random verificationdirected verificationtestbench developmentfunctional coverage+2

Cadence design systems

Intern

Aug 2021 – Jun 2022 · 10 mos · India

Education

KENDRIYA VIDYALAYA CHITTARANJAN

All

Motilal Nehru National Institute Of Technology

Subhash Public School Giridih

Intermediate — Science-PCM

Stackforce found 100+ more professionals with Systemverilog & Digital Ic Design

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
DG

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp
Unified Power Format (UPF)Universal Verification Methodology (UVM)
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation