Phạm Trọng Huy Hoàng

Software Engineer

Hanoi, Hanoi, Vietnam2 yrs 5 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in Analog Layout and VLSI design.
  • Proficient in SystemVerilog and Custom Compiler tools.
  • Strong foundation in Electronics and Communications Engineering.
Stackforce AI infers this person is a VLSI design engineer with expertise in analog circuit design.

Contact

LinkedIn

Skills

Core Skills

Analog LayoutCustom CompilerSystemverilog

Other Skills

Layout Versus Schematic (LVS)ICC2GitElectrostatic Discharge (ESD)Pattern MatchingImpedance MatchingSynopsys Design CompilerVimC (Programming Language)Python (Programming Language)Very-Large-Scale Integration (VLSI)C++Analytical SkillsVerilogAnalog Circuit Design

Experience

2 yrs 5 mos
Total Experience
1 yr 2 mos
Average Tenure
2 yrs 1 mo
Current Experience

Synopsys inc

Layout Design, Engineer

May 2024 – Present · 2 yrs 1 mo · Vietnam · On-site

Layout Versus Schematic (LVS)Analog Layout

Coasia semi vietnam co., ltd

Backend IC design

Jan 2024 – May 2024 · 4 mos · Vietnam · On-site

Custom CompilerICC2

Hcltech vietnam

VLSI Intern

Mar 2023 – Jul 2023 · 4 mos · Vietnam · On-site

SystemVerilogGit

Education

Hanoi University of Science and Technology

Engineer's degree — Electronics and Communications Engineering

Sep 2018 – Sep 2023

Stackforce found 100+ more professionals with Analog Layout & Custom Compiler

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Arabo Tovmasyan

Arabo Tovmasyan

Senior Member of Technical Staff

at Analog Port AM

Yerevan, Armenia9 yrs 4 mos exp
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
DG

Dinesh Kumar G V N

Senior Verification Engineer

at Qualcomm

Bengaluru, India6 yrs 11 mos exp
Unified Power Format (UPF)Universal Verification Methodology (UVM)
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation