Alwin de Souza

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
AI Enabled

Key Highlights

  • Expert in formal verification and design engineering.
  • Active contributor to RISC-V community.
  • Strong background in Cyber-Physical Systems and IoT.
Stackforce AI infers this person is a Semiconductor and IoT specialist with expertise in formal verification.

Contact

Skills

Core Skills

Formal VerificationDesign EngineeringRisc-vCyber-physical Systems

Other Skills

SVAVCFOpen Instructions set architectureebmc solverBDDEmbedded SystemsOnespinSymbyosysSystemVerilogTeam LeadershipCommunicationAnalog CircuitsAdobe IllustratorANSYS HFSSLow-Noise Amplifier (LNA)

Experience

2 yrs 9 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs
Current Experience

Metavlsi

Formal Verification Engineer

Jun 2024Present · 2 yrs · Bengaluru, Karnataka, India · On-site

  • Project 1 – Level 1 Instruction Cache (L1I)
  • Formal Property Verification & Coverage-Driven Sign-off: Led verification of a critical block in the L1I Cache IP from environment setup through formal sign-off. Developed and verified formal properties using Synopsys VC Formal and Cadence JasperGold, ensuring compliance with architectural specifications and uncovering corner-case violations that traditional simulation missed.
  • Abstraction & Complexity Reduction Techniques: Implemented multiple abstraction strategies to manage state-space explosion, including replacing design memories with abstract formal models and using symbolic constants for parameterized values. These techniques achieved faster property convergence and enabled verification of deeper design states that were previously unreachable.
  • Coverage Analysis : Conducted rigorous coverage analysis to identify over-constraints, dead code, and uncovered logic paths. Systematically debugged coverage gaps, refined assumptions, ultimately achieving formal sign-off quality with comprehensive coverage across all functional scenarios.
  • Project 2 – Level 1 Data Cache (L1D)
  • Cache Behavior Modeling & End-to-End Verification: Implemented and verified comprehensive checks on read/write operations across diverse request types and memory scenarios. Created abstract formal models of cache hit and miss behavior to simplify state-space complexity while maintaining architectural accuracy, enabling efficient convergence of complex multi-cycle properties.
  • Data Integrity & Ordering Validation: Developed scoreboard-based verification techniques to validate data integrity, request ordering, and duplicate detection across the cache hierarchy. Added safety and liveness properties ensuring correct forward progression of transactions and robust end-to-end behavior under all corner-case conditions.
SVAVCFFormal VerificationDesign Engineering

Ieee circuits and systems society (cass)

Formal Verification intern

Oct 2023Dec 2023 · 2 mos · Bengaluru, Karnataka, India · Hybrid

  • Worked on Connectivity Verification of Openpiton Ariane 64-bit RISC-V many core processor which is developed by Princeton university , Princeton , NJ , USA as well as ETH Zurich , Switzerland
  • Understood the Micro architecture of the design and applied formal methods for proving the design
  • Implemented Both normal and Reverse connectivity verification methods on the design and proved the connectivity for signals from Ariane 64-bit RISC-V processor to off-chip memory as well Noc(Network on Chip) Routers.
ebmc solverBDDFormal Verification

Risc-v international

Community member

Sep 2023Present · 2 yrs 9 mos

  • Passionate about the RISC-V instruction set architecture and committed to its continued development. Actively involved in the RISC-V community, including participating in discussions, contributing to documentation, and attending events.
Open Instructions set architectureRISC-V

National institute of technology karnataka

Research Intern

Aug 2023Sep 2023 · 1 mo · Mangalore · On-site

  • Dedicated Research Intern at NITK's Centre for System Design specializing in Cyber-Physical Systems and IoT connectivity. I have been working in securely integrating diverse IoT devices with the open-source cloud platform Thingsboard. My expertise lies in implementing MQTT, ensuring seamless and real-time communication between devices and the cloud. Through this role, I've have been developing a strong problem-solving acumen and a comprehensive understanding of system design. Eager to contribute to cutting-edge advancements in the field while fostering valuable connections within the research community.
Embedded SystemsDesign EngineeringCyber-Physical Systems

Education

Mangalore Institute of Technology and Engineering, Mangalore, India

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2020Jan 2024

Vagdevi School

+2 — PCMB

Stackforce found 100+ more professionals with Formal Verification & Design Engineering

Explore similar profiles based on matching skills and experience