Sufyan Khan

CTO

Ottawa, Ontario, Canada26 yrs 11 mos experience

Highly Stable

Key Highlights

Expert in Physical Design and EDA solutions.
Principal Architect with extensive ASIC design experience.
Proven leadership in advanced nodes solutions.

Stackforce AI infers this person is a Semiconductor Design Architect with expertise in EDA and Physical Design.

Contact

Skills

Core Skills

Physical DesignEda

Other Skills

PrimetimeAstroParasitic ExtractionPhysical VerificationClock Tree SynthesisIC compilerTCLCompilersTimingFloorplanningICStatic Timing AnalysisASICPlace & RouteCMOS

Experience

26 yrs 11 mos

Total Experience

9 yrs 11 mos

Average Tenure

Current Experience

Synopsys inc

2 roles

Principal Architect Advanced nodes Solutions

Promoted

Dec 2023 – Present · 2 yrs 6 mos

Lead architect for advanced modes solutions in Physical Design

EDAPrimetimePhysical Design

Physical Design Specialist

Nov 2000 – Dec 2023 · 23 yrs 1 mo

Support Physical designs implementation

Mosaid technologies

Sr ASIC Design Engineer

Feb 1997 – Nov 2000 · 3 yrs 9 mos

Code RTL, Verify and implement ASIC designs

Mosaid semiconductors

Sr ASIC Design Engineer

Jan 1997 – Jan 2000 · 3 yrs

Education

University of Utah

Bachelors degree — Electrical and Electronics Engineering

Jan 1992 – Jan 1994

UC Irvine

Physics

Stackforce found 100+ more professionals with Physical Design & Eda

Explore similar profiles based on matching skills and experience

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp

FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation