Santhanabharathi S

Software Engineer

Arani, Tamil Nadu, India10 mos experience
AI Enabled

Key Highlights

  • Experienced in ASIC and Physical Design.
  • Strong background in VLSI CAD and formal verification.
  • Proven leadership in team management and project execution.
Stackforce AI infers this person is a VLSI and ASIC design engineer with strong capabilities in physical design and project management.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Physical DesignRedhawkFusion CompilerTeam Management

Other Skills

Synopsys FormalityDesign Space Optimization AIDso.aiSynthesisPlace & RoutePnR flowFormal VerificationProactive Design ThinkingAmazon Web Services (AWS)Arduino programmingC++VLSI CADVery-Large-Scale Integration (VLSI)Internet of Things (IoT)Team Leadership

Experience

10 mos
Total Experience
10 mos
Average Tenure
10 mos
Current Experience

Synopsys inc

2 roles

Application Engineer

Aug 2025 – Present · 10 mos · On-site

Synopsys FormalityDesign Space Optimization AIDso.aiRedhawkSynthesisfusion compiler+22

Internship

May 2024 – Aug 2025 · 1 yr 3 mos · On-site

Redhawkfusion compiler

Nlc india limited

Internship Trainee

Jun 2023 – Jul 2023 · 1 mo · Neyveli · On-site

Technovit chennai

Registration Lead

Sep 2022 – Oct 2022 · 1 mo · Chennai, Tamil Nadu, India · On-site

TeamworkTeam Management

Education

Vellore Institute of Technology

Bachelor of Technology - BTech — Electronics and communication engineering

Sep 2020 – May 2024

AIM. matric. Hr. sec. school

12th standard

Jun 2019 – Mar 2020

AIM. matric. Hr. sec. school

10th standard

Jun 2017 – Mar 2018

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Physical Design

Explore similar profiles based on matching skills and experience

MH

Michael Hall

Senior Manager, Applications Engineering, Silicon Realization Group

at Synopsys Inc

Austin, United States25 yrs 7 mos exp
EDASemiconductors
RM

Rupali Mahant

PHD Scholar

at Indian Institute of Technology, Ropar

Punjab, India11 mos exp
Analog chip designVLSI
SG

S K GUPTA

Staff ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India7 yrs 10 mos exp
NB

Naveen Batra

Architect

at Synopsys Inc

India20 yrs 10 mos exp
Memory Compiler DevelopmentProject ManagementMemory DesignCustomer Support
SP

Satabdi Panda

Senior Mask Design Engineer

at NVIDIA

Bengaluru, India5 yrs 8 mos exp
MP

Manjunatha Visweswaraiah, PhD

Principal Engineer

at Siemens EDA (Siemens Digital Industries Software)

Bengaluru, India23 yrs 9 mos exp
DFTPower Analysis
RV

Roushan verma

Staff Design Engineer

at Micron Technology

Hyderabad, India10 yrs 5 mos exp
ASIC Layout DesignLow-power DesignDigital Electronics
IS

Isha Shah

ASIC Digital Design, Sr.Engineer

at Synopsys Inc

Scarborough, Canada1 yr exp
FirmwareEmbedded SystemsEmbedded SoftwareASIC Design