Abraham S

Software Engineer

Bengaluru, Karnataka, India8 yrs 1 mo experience

Key Highlights

  • Expert in ASIC design and optimization.
  • Proficient in advanced semiconductor technologies.
  • Strong background in data visualization and analytics.
Stackforce AI infers this person is a Semiconductor and Business Intelligence expert with strong design and analytical skills.

Contact

Skills

Core Skills

AsicTiming ClosureFloorplanningPnrPhysical DesignData VisualizationBusiness Intelligence

Other Skills

Static Timing AnalysisDFTLow-power DesignDesign Rule Checking (DRC)Application-Specific Integrated Circuits (ASIC)ICCPT shellLinuxTCLPerlShell ScriptingSynopsys PrimetimeSynopsys Design CompilerCongestion ManagementDragonFlow

About

Design Engineer with Floorplan/PnR work experience on 3/4nm technology.

Experience

8 yrs 1 mo
Total Experience
2 yrs 4 mos
Average Tenure
1 yr
Current Experience

Texas instruments

Design Engineer

Jun 2025Present · 1 yr · Bengaluru, Karnataka, India

  • Worked on advanced 16nm & 8nm technology node, optimizing design performance and efficiency.
  • Responsible for entire flow from RTL to GDSII.
  • Worked on STA to implement various timing fixes to meet target Slack.
  • Worked on constraint development identifying various clocks i/ports, Dividers  in the design and analysing the clock tree structure.
  • Worked on Synthesis with DFT stitching to get Gate Level Netlist from the RTL.
  • Designed and executed Floorplanning and Place & Route (PnR) for complex blocks.
  • Worked on RAM/ROM optimization to reduce setup & clk-q of existing memories by implementing more efficient memories.
  • Optimized performance and timing by iterating various Floorplan strategies to enhance overall efficiency.
  • Fixed various Floorplan DRCs like opens, shorts, macro placement issues, connectivity issues.
  • Worked on ECO fixes to optimize the design.
Timing ClosureStatic Timing AnalysisDFTLow-power DesignDesign Rule Checking (DRC)Application-Specific Integrated Circuits (ASIC)+9

Qualcomm

Engineer - II

Mar 2024May 2025 · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

  • Worked on 4nm & 3nm technology.
  • Hands on experience with floorplanning using Innovus and Synopsys tools.
  • Hands on experience with PnR using Innovus and Synopsys tools.
  • Fixed timing and congestion.
  • Worked in R&D to reduce overall chip area without affecting timing & congestion.
  • Experience in DragonFlow.
FloorplanningPnRTiming ClosureCongestion ManagementDragonFlow

Rv-vlsi vlsi and embedded systems design center

ASIC Physical Design Engineer

Aug 2022Feb 2024 · 1 yr 6 mos · Bengaluru, Karnataka, India · On-site

  • Hands on project experience of entire PnR at RV skills on Physical Design and STA.
Design Rule Checking (DRC)Timing ClosurePhysical Design

Freelance

Business Intelligence Developer

Mar 2020Jul 2022 · 2 yrs 4 mos · Bengaluru, Karnataka, India

  • Experience in creating and maintaining data visualization dashboards using Tableau, enabling clients to easily intepret complex data and make informed business decisions.
  • Forecasting data patterns and analysis of data to enhance business performance.
TableauTalendData VisualizationBusiness Intelligence

Oracle financial services software limited

2 roles

Associate Consultant

Mar 2016Oct 2019 · 3 yrs 7 mos · Bengaluru, Karnataka, India

Associate Consultant

Mar 2016Oct 2019 · 3 yrs 7 mos · Bengaluru, Karnataka, India

  • Consultant for the product Flexcube.
  • Worked on functional banking and technical SQL customisation of the product for clients ALPHA Bank, Romania & BUL Bank, Bulgaria.

Education

Dayananda Sagar Institutions

Bachelor of Engineering - BE

Sep 2011Jun 2015

Dayananda Sagar Institutions

Jan 2011Jan 2015

Stackforce found 100+ more professionals with Asic & Timing Closure

Explore similar profiles based on matching skills and experience