Heitor Silva

DevOps Engineer

Vizela, Porto, Portugal3 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC digital design and verification.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong background in embedded systems and FPGA design.
Stackforce AI infers this person is a Digital Design Engineer specializing in ASIC and embedded systems.

Contact

LinkedIn

Skills

Other Skills

SystemVerilogUVMEmbedded C++Embedded LinuxMicroprocessadoresC (linguagem de programação)C++FPGA (Matrizes de portas de campo programáveis)LaTeXVerilogSoftwareEngenharia eletrônica

Experience

3 yrs 2 mos
Total Experience
3 yrs 2 mos
Average Tenure
3 yrs 2 mos
Current Experience

Synopsys inc

2 roles

ASIC Digital Design, Staff Engineer

May 2026 – Present · 1 mo

ASIC Digital Design, Sr Engineer

Mar 2023 – Apr 2026 · 3 yrs 1 mo

Education

Universidade do Minho

Master's degree in Industrial Eletronics and Computer Engineering

Sep 2016 – Oct 2022

Faculdade de Engenharia da Universidade do Porto

Engenharia Civil

Sep 2015 – Aug 2016

Stackforce found 100+ more professionals with SystemVerilog & UVM

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Vaishnav Achath

Vaishnav Achath

Maintainer

at The Zephyr Project

Bengaluru, India7 yrs 7 mos exp
Embedded SystemsReal-Time Operating Systems (RTOS)Software ArchitectureVirtualizationHypervisor
Akshay Kinake

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security