Gaurav Bindel

Product Manager

Bengaluru, Karnataka, India14 yrs 11 mos experience

Highly Stable

Key Highlights

Expert in ASIC methodologies and low-power design.
Proven leadership in AI product engineering.
Strong background in EDA automation and RTL2GDS flow.

Stackforce AI infers this person is a leader in ASIC design and EDA automation within the semiconductor industry.

Contact

Skills

Other Skills

ASICEDAUPFLow-power DesignTcl-TkMilkyway and stdcell Library modelsPhysical DesignStatic Timing AnalysisTiming ClosurePower AnalysisClock Tree SynthesisFloorplanningVLSITCLSemiconductors

About

Interested in advanced ASIC methodologies. Specialties: ASIC methodology, Low-Power Design (UPF), ASIC/ EDA automation

Experience

14 yrs 11 mos

Total Experience

5 yrs 11 mos

Average Tenure

3 yrs 1 mo

Current Experience

Synopsys inc

2 roles

Sr. Manager Product Engineering

Promoted

Aug 2025 – Present · 10 mos

Manager II Customer Solutions & Ecosystems

May 2023 – Aug 2025 · 2 yrs 3 mos

Intel corporation

CAD Engineering Manager

Jun 2022 – May 2023 · 11 mos · Bengaluru, Karnataka, India

Synopsys inc

5 roles

Senior Product Marketing Manager

Promoted

Jun 2021 – May 2022 · 11 mos

Pre-sale Engagement Specialist

Jun 2019 – May 2021 · 1 yr 11 mos

Manager, Applications Engineering

Nov 2018 – Jun 2019 · 7 mos

RTL2GDS Flow Methodology Engineer

Apr 2012 – Nov 2018 · 6 yrs 7 mos

Graduate Technical Intern

Apr 2011 – Mar 2012 · 11 mos

Education

Indian School of Business

Product Management

Feb 2022 – May 2022

I.E.T bhaddal

Bachelor of Technology (B.Tech.) — ECE

Jan 2007 – Jan 2011

D.A.V. Public school Ropar

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with ASIC & EDA

Explore similar profiles based on matching skills and experience

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp

ManagementMachine LearningLeadershipCustomer EngagementPeople Management

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp

EDASoCVirtual PrototypingASIPRTL design

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp

FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation