Omori Yasuhiro

CEO

Japan28 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in ASIC and SoC design methodologies.
  • Proficient in multiple EDA tools and languages.
  • Strong background in application engineering management.
Stackforce AI infers this person is a Semiconductor Engineering Manager with expertise in EDA tools and ASIC design.

Contact

LinkedIn

Skills

Core Skills

SocAsicVhdlVerilog

Other Skills

TCLEquivalence CheckingLogic SynthesisPower AnalyzerPower ProductsICPrimetimeLintSpyglassCDCDFTSpyGlass ProductSpyGlass CDCSpyGlass PowerSpyGlass Physical Base

Experience

28 yrs
Total Experience
9 yrs 4 mos
Average Tenure
10 yrs 10 mos
Current Experience

Synopsys inc

2 roles

マネージャー

Promoted

Jul 2020 – Present · 5 yrs 11 mos

VerilogVHDLSoCASICTCLEquivalence Checking+9

Staff Application Consultant

Aug 2015 – Present · 10 yrs 10 mos

  • SpyGlass Product
SpyGlass Product

Atrenta kk

Customer Solutions Architect

Dec 2006 – Jul 2015 · 8 yrs 7 mos

  • FAE
  • main support product : SpyGlsas CDC, SpyGlass Power, SpyGlass Physical Base
SpyGlass CDCSpyGlass PowerSpyGlass Physical Base

Synopsys

Senior AE

Apr 1998 – Nov 2006 · 8 yrs 7 mos

  • support center engineer --> FAE ( territory account) --> FAE (Global account)
  • main support products : Design Compiler, Power Compiler, PrimeTime PX
  • supported Language : VHDL, Verilog (as workshop trainer)
Design CompilerPower CompilerPrimeTime PXVHDLVerilog

Education

Tokyo University of Science

bachelo — industrial engineering

Jan 1995 – Jan 1998

Stackforce found 100+ more professionals with Soc & Asic

Explore similar profiles based on matching skills and experience

DS

Devesh Singh

Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 11 mos exp
AV

Ajhithaa Venkitakrishnan

Programmer Analyst Trainee

at Cognizant

Chennai, India1 yr 8 mos exp
Very-Large-Scale Integration (VLSI)Web DevelopmentPCB DesignLeadership
YR

YERRA RAJESH

SOC Design Engineer

at Intel Corporation

Bengaluru, India7 yrs exp
RTL DevelopmentSoC Integration
AR

Aishwarya R

RTL Design Engineer

at Chipspirit

Mysore, India2 yrs 11 mos exp
Digital Electronics
MU

Mohammad Umar

Founder

at Smart Mailbox Cleaner

Hyderabad, India3 yrs 5 mos exp
Cloud InfrastructureProduct DevelopmentTechnical Support
SP

Srinivas Parla

Analog layout

at Intel Corporation

Hyderabad, India21 yrs 10 mos exp
VLSIPhysical Design
PD

Phani Kumar Dhulipaala

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 2 mos exp
Physical DesignASIC DesignHardware Design
CK

Chaitanyasai Kanchi

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp