C

Chaitanyasai Kanchi

CEO

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Proficient in Physical Design and ASIC methodologies.
  • Strong foundation in Digital Electronics and Static Timing Analysis.
  • Skilled in using industry-standard tools like Synopsys and Innovus.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Other Skills

InnovusStandard CellApplication-Specific Integrated Circuits (ASIC)Design Rule Checking (DRC)FloorplanningPlace & Routeicc2gvimPrimetimePNRDigital ElectronicsTCLSynopsys toolsPhysical DesignStatic Timing Analysis

Education

Jawaharlal Nehru Technological University, Kakinada

Bachelor of Technology - BTech

Jun 2017 – Aug 2021

Narayana junior college vijyawada

Intermediate — MPC

Jun 2015 – Jun 2017

ZPH school

ssc — study

Jun 2014 – Jun 2015

Stackforce found 100+ more professionals with Innovus & Standard Cell

Explore similar profiles based on matching skills and experience

YR

YERRA RAJESH

SOC Design Engineer

at Intel Corporation

Bengaluru, India7 yrs exp
RTL DevelopmentSoC Integration
AR

Aishwarya R

RTL Design Engineer

at Chipspirit

Mysore, India2 yrs 11 mos exp
Digital Electronics
PG

Pooja Gautam

Senior Design Verification Engineer

at Arm

United Kingdom8 yrs 7 mos exp
ASIC Design VerificationFunctional Verification
Nehasahithi Manda

Nehasahithi Manda

Assistant Executive

at Bharat Petroleum Corporation Limited

Hyderabad, India4 yrs 9 mos exp
MC

Menaka Chandramohan

R&D Engineering, Sr Director

at Synopsys Inc

Toronto, Canada21 yrs 1 mo exp
SemiconductorsASIC
Rajnish Prasad

Rajnish Prasad

Synopsys Fellow

at Synopsys Inc

Mountain View, United States28 yrs 4 mos exp
Static Timing AnalysisTiming Optimization
Jun Cao

Jun Cao

Director, R&D

at Synopsys Inc

Los Gatos, United States25 yrs 6 mos exp
System on a Chip (SoC)Semiconductors
Abhijeet Samudra

Abhijeet Samudra

Silicon Validation Ecosystem Development Director

at Advantest America, Inc.

Santa Clara, United States26 yrs 3 mos exp
Silicon Lifecycle MonitoringVerificationSilicon ValidationDebuggingVerification Management