Deepan Bhattacharjee

Software Engineer

Austin, Texas, United States7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Passionate about developing impactful technology.
  • Extensive experience in EDA and FPGA domains.
  • Strong commitment to personal and organizational growth.
Stackforce AI infers this person is a proficient engineer in the EDA and semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

EmulationEda

Other Skills

Field-Programmable Gate Arrays (FPGA)System on a Chip (SoC)Product ValidationXtorC++C (Programming Language)PCIeAmba axiSimulationsShell ScriptingVerilogSystemVerilogVHDLZeBuDebugging

About

I desire to give the world a new technology which will benefit the masses in the days to come. I believe in a workplace where I can nurture and enrich my skills serving for the development of my organization and along with my personal growth.

Experience

7 yrs 6 mos
Total Experience
2 yrs 6 mos
Average Tenure
5 yrs 1 mo
Current Experience

Synopsys inc

5 roles

Staff Application Engineer

May 2024 – Present · 2 yrs 1 mo · On-site

EmulationEDAField-Programmable Gate Arrays (FPGA)System on a Chip (SoC)Product ValidationXtor+11

Staff Application Engineer

Promoted

Feb 2024 – May 2024 · 3 mos · On-site

Application Engineer Sr I

Feb 2023 – Feb 2024 · 1 yr · On-site

Application Engineer II

Jan 2021 – Jan 2023 · 2 yrs · On-site

Technical Intern

Aug 2018 – Aug 2019 · 1 yr · Hyderabad Area, India

Perfectvips

Emulation Engineer

Aug 2019 – Jan 2021 · 1 yr 5 mos · Bangalore

Education

Tezpur University

Master of Technology - MTech — Electronics Design and Technology

Jan 2017 – Jan 2019

National Institute of Technology Meghalaya

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Emulation & Eda

Explore similar profiles based on matching skills and experience

AA

Ankit Agarwal

Principal DV Engineer

at Microsoft

Bengaluru, India14 yrs 8 mos exp
SOC ValidationIP VerificationAI SOC VerificationSystem on a Chip (SoC)Function Verification
AA

Ashish A.

Director

at Asiclabs

Noida, India25 yrs 5 mos exp
Physical DesignSystem on a Chip (SoC)RTL DesignVerification
SS

Siva Somasundaram

Analog Layout Engineer

at leadIC Design Pvt Ltd

Erode, India4 yrs 9 mos exp
Analog LayoutCadence VirtuosoDesign Rule Checking (DRC)Layout Versus Schematic (LVS)Reliability Verification
GN

Gaidhani Nishant

AE Group Director

at Cadence

Bengaluru, India24 yrs 5 mos exp
Physical Design
Abhijit Ghosh

Abhijit Ghosh

Senior Lead Engineer

at Intel Corporation

Travancore, Australia18 yrs 10 mos exp
PythonReact.jsPerlMachine LearningCGI Perl
Rajnish Prasad

Rajnish Prasad

Synopsys Fellow

at Synopsys Inc

Mountain View, United States28 yrs 4 mos exp
Static Timing AnalysisTiming Optimization
Olivier Sallenave

Olivier Sallenave

Principal R&D Engineer

at Synopsys Inc

Lagarrigue, France17 yrs exp
Michael Buchholz

Michael Buchholz

Application Consultant

at Black Duck

Nice, France13 yrs 2 mos exp
Software IntegrityCustomer SuccessHigh Level SynthesisSoftware DevelopmentVerification