Rajnish Prasad

CEO

Mountain View, California, United States28 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Static Timing Analysis and Optimization.
  • Proven track record in EDA software development.
  • Leadership experience as a Synopsys Fellow.
Stackforce AI infers this person is a leader in EDA software development with a focus on timing analysis and optimization.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisTiming Optimization

Other Skills

Placement Timing OptimizationClock Tree Synthesis & OptimizationOptimizationSoftware DevelopmentAlgorithmsCC++Functional VerificationPythonPrimetimeEDAPerlTimingVerilogClock Tree Synthesis

About

Design and development of complex electronic design automation software. Specialties: Static Timing Analysis, Timing Optimization

Experience

28 yrs 4 mos
Total Experience
14 yrs 2 mos
Average Tenure
25 yrs 2 mos
Current Experience

Synopsys inc

6 roles

Synopsys Fellow

Promoted

Jun 2021 – Present · 5 yrs

Scientist

Aug 2014 – Jun 2021 · 6 yrs 10 mos

Principal Engineer

Promoted

Oct 2009 – Aug 2014 · 4 yrs 10 mos

  • Static Timing Analysis, Placement Timing Optimization, Clock Tree Synthesis & Optimization
Static Timing AnalysisPlacement Timing OptimizationClock Tree Synthesis & OptimizationTiming Optimization

Sr. Staff Engineer

Jul 2007 – Sep 2009 · 2 yrs 2 mos

  • Static Timing Analysis & Optimization
Static Timing AnalysisOptimizationTiming Optimization

Staff Engineer

Jun 2004 – Jun 2007 · 3 yrs

  • Static Timing Analysis & Optimization
Static Timing AnalysisOptimizationTiming Optimization

Sr. R&D II

Jan 2001 – May 2004 · 3 yrs 4 mos

  • Static Timing Analysis & Optimization
Static Timing AnalysisOptimizationTiming Optimization

Cadence design systems

Member Technical Staff

Jun 1996 – Aug 1999 · 3 yrs 2 mos

  • Design, Development and Validation of Logic Verification tools and flows.

Education

University of Massachusetts Amherst

MS — Computer System Engineering

Delhi College of Engineering

Bachelor of Engineering — Computer Engineering

St. Patrick's H S School, Asansol

High School — Science

Stackforce found 100+ more professionals with Static Timing Analysis & Timing Optimization

Explore similar profiles based on matching skills and experience

SV

SAGI VASUKI RAVI CHAITANYA

Engineer

at Quest Global

Vijayawada, India3 yrs 2 mos exp
Instrumentation EngineeringRotary Equipment DesignDesign EngineeringPhysical Design
SP

Srinivas Parla

Analog layout

at Intel Corporation

Hyderabad, India21 yrs 10 mos exp
VLSIPhysical Design
PD

Phani Kumar Dhulipaala

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 2 mos exp
Physical DesignASIC DesignHardware Design
CK

Chaitanyasai Kanchi

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp
AA

Ashish A.

Director

at Asiclabs

Noida, India25 yrs 5 mos exp
Physical DesignSystem on a Chip (SoC)RTL DesignVerification
AY

ANSHUMAN YADAV

ASIC Digital Design senior Engineer

at Synopsys Inc

Lucknow, India1 yr 4 mos exp
Electronic System DesignDigital Circuit DesignFormal Verification
US

Utkarsh Srivastava

ASIC Digital Design, Sr Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
SR

SUGAM RAJPUT

Engineer

at Digicomm Semiconductor Private Limited

Uttar Pradesh, India2 yrs 3 mos exp
Physical DesignPhysical Verification