Sona Martoyan

Software Engineer

Armenia8 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Staff R&D Engineer with extensive experience.
  • Proficient in simulations and layout design.
  • Strong background in debugging and scripting.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with a focus on R&D and design verification.

Contact

LinkedIn

Skills

Other Skills

SimulationsParasitic ExtractionLayout Versus Schematic (LVS)ScriptingDebuggingLayout DesignDesign Rule Checking (DRC)H-SpiceICV

Experience

8 yrs 9 mos
Total Experience
4 yrs 5 mos
Average Tenure
8 yrs 9 mos
Current Experience

Synopsys inc

Senior Staff Engineer

May 2026 – Present · 1 mo

Synopsys armenia cjsc

4 roles

Staff R&D Engineering

Promoted

Aug 2022 – Present · 3 yrs 10 mos

Research And Development Engineer 2

Jun 2020 – Aug 2022 · 2 yrs 2 mos

Research And Development Engineer

Jun 2018 – Jun 2020 · 2 yrs

Engineering Intern

Sep 2017 – Jun 2018 · 9 mos

Gsi helmholtz centre for heavy ion research

Summer Intern

Jul 2019 – Sep 2019 · 2 mos · Darmstadt, Hesse, Germany

Education

Synopsys Armenia Educational Department

Master's degree — Integrated Circuit Design

Jan 2018 – Jan 2020

Yerevan State University

Bachelor's degree — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Simulations & Parasitic Extraction

Explore similar profiles based on matching skills and experience

M.

Mohammad Shoaib .

Layout Design, Sr Engineer

at Synopsys Inc

Delhi, India3 yrs 9 mos exp
Electrical Rule Check (ERC)Design Rule Checking (DRC)
SM

Siva Mandalapu

MTS Silicon Design Engineer

at AMD

Mundlamuru, India9 yrs 7 mos exp
circuit designverificationanalog and mixed signal designcircuit characterization
PV

Pavithra Vinayagamoorthy

Senior Analog Layout Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India4 yrs 8 mos exp
Analog LayoutIC Layout
CL

Changeun Lee

Application Engineer

at Synopsys Inc

Seongnam, South Korea26 yrs 2 mos exp
IntegrationTestingResearch and DevelopmentDevice Development
RK

Rahul Kulkarni

Technical Lead

at Sankalp Semiconductor

Hubli, India4 yrs 5 mos exp
Analog LayoutDesign Automation
Olivier Sallenave

Olivier Sallenave

Principal R&D Engineer

at Synopsys Inc

Lagarrigue, France17 yrs exp
Shakthi Sanjana Seerala

Shakthi Sanjana Seerala

Analog Design, Staff Eningeer

at Synopsys Inc

United States12 yrs 9 mos exp
Mixed-Signal IC DesignVLSIEmbedded SystemsBiomedical EngineeringAnalog Mixed Signal Design
Oz Osborn

Oz Osborn

Applications Engineer

at Synopsys Inc

Denver, United States27 yrs 3 mos exp