Mohammad Shoaib .

Software Engineer

Delhi, India3 yrs 9 mos experience

Key Highlights

Experienced in advanced layout design techniques.
Proficient in electrical and design rule checks.
Strong background in VLSI and analog circuit design.

Stackforce AI infers this person is a VLSI design engineer with expertise in layout design and electrical rule checks.

Contact

Skills

Core Skills

Electrical Rule Check (erc)Design Rule Checking (drc)

Other Skills

Engineering Change Order (ECO)Layout Versus Schematic (LVS)ResCheckCustom CompilerSchematic Driven Layout (SDL)EMIR checkCharacterization Cell (CHCELL)Synopsys Custom CompilerAnalog Circuit DesignVery-Large-Scale Integration (VLSI)Digital Electronics

Experience

3 yrs 9 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

4 roles

Layout Design, Sr Engineer

Promoted

May 2026 – Present · 1 mo · Noida

Layout Design Engineer

Promoted

Feb 2024 – May 2026 · 2 yrs 3 mos · Noida

A&MS Layout Design, Engineer I

Sep 2023 – Feb 2024 · 5 mos · Noida

Intern (Technical-Engineering)

Sep 2022 – Sep 2023 · 1 yr · Noida

Electrical Rule Check (ERC)Engineering Change Order (ECO)Layout Versus Schematic (LVS)ResCheckDesign Rule Checking (DRC)Custom Compiler+2

Education

Jamia Millia Islamia

Master of Technology — Electronics and Communication Engineering

Jun 2018 – Sep 2020

Jamia Millia Islamia

Bachelor of Engineering — Electronics and Communication Engineering

Jan 2014 – Dec 2017

Jamia Millia Islamia

Diploma Engineering — Electronics Engineering

Jun 2010 – Jun 2013

Jamia Millia Islamia

Secondary School Certificate

Mar 2009 – May 2010

Stackforce found 100+ more professionals with Electrical Rule Check (erc) & Design Rule Checking (drc)

Explore similar profiles based on matching skills and experience

Sona Martoyan

Senior Staff Engineer

at Synopsys Inc

Armenia8 yrs 9 mos exp

Chaitanyasai Kanchi

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp

Pavithra Vinayagamoorthy

Senior Analog Layout Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India4 yrs 8 mos exp

Analog LayoutIC Layout

Rahul Kulkarni

Technical Lead

at Sankalp Semiconductor

Hubli, India4 yrs 5 mos exp

Analog LayoutDesign Automation

Vuong Nguyen

DFT Engineer

at Cisco

Sunnyvale, United States9 yrs 8 mos exp

MbistGate Level SimulationDFTSCAN implementationSCAN insertion

Sebastian Castro Yang

Senior Application Engineer

at Synopsys Inc

Santiago, Chile1 yr 4 mos exp

SecurityASICCryptographyMachine LearningVLSI

Mallu talikoti

Member of Technical Staff - Analog Layout

at SmartSoC Solutions Pvt Ltd

Hubli, India7 yrs 10 mos exp

Layout DesignEngineering

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)