J

Juthika Mohan

Software Engineer

India3 yrs 10 mos experience

Key Highlights

  • Experienced in application engineering for leading tech firms.
  • Proficient in VLSI and embedded systems design.
  • Strong foundation in FPGA and logic synthesis technologies.
Stackforce AI infers this person is a VLSI and FPGA specialist with strong application engineering skills.

Contact

LinkedIn

Skills

Other Skills

RTLAFusion compilerDesign compilerLogic SynthesisVerilogVHDLC (Programming Language)LinuxField-Programmable Gate Arrays (FPGA)

Experience

3 yrs 10 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

3 roles

Senior Application Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos

Applications Engineer II

Aug 2022 – Aug 2024 · 2 yrs

Intern

Oct 2021 – Jul 2022 · 9 mos

Vvdn technologies

Engineer 5G &DC

Aug 2021 – Oct 2021 · 2 mos · Kochi, Kerala, India

National institute of electronics & information technology (nielit)

Project Intern

Oct 2020 – Jul 2021 · 9 mos · Kozhikode, Kerala, India

Education

Model Engineering College

Master of Technology - MTech — VLSI &EMBEDDED SYSTEM

Jan 2019 – Jan 2021

Lbs College of Engineering

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with RTLA & Fusion compiler

Explore similar profiles based on matching skills and experience

AM

Anish Mon

Project Engineer

at Wipro Limited

Bengaluru, India6 mos exp
MT

Mohith Thankachan

Staff Manager, Application Engineering

at Synopsys Inc

Bengaluru, India12 yrs 7 mos exp
Business DevelopmentAccount ManagementCustomer EngagementBusiness GrowthCustomer Relationship Management
AT

Alcent Teoh

Application Engineer

at Synopsys Inc

Simpang Ampat, Malaysia8 yrs 8 mos exp
Static Timing AnalysisLow-power Design
A

Akshata Babu .

Field Application Engineer lll

at Siemens EDA (Siemens Digital Industries Software)

Richardson, United States4 yrs 8 mos exp
EDAAnalog and Mixed-Signal DesignPhysical Verification
V

Vishwajith V Pai

Applications Engineer

at Synopsys Inc

Bengaluru, India2 yrs 3 mos exp
Physical Design
M.

Mohammad Shoaib .

Layout Design, Sr Engineer

at Synopsys Inc

Delhi, India3 yrs 9 mos exp
Electrical Rule Check (ERC)Design Rule Checking (DRC)
Arushi Vasudevan

Arushi Vasudevan

Senior Analog Design Engineer

at Synopsys Inc

India5 yrs 4 mos exp
Analog Circuit Design
Olivier Sallenave

Olivier Sallenave

Principal R&D Engineer

at Synopsys Inc

Lagarrigue, France17 yrs exp