Yaseen Ali Khan

Software Engineer

Hyderabad, Telangana, India7 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Analog Circuit Design and Mixed Signal.
  • Progressed from Engineer Trainee to Senior Engineer.
  • Strong foundation in Electrical and Electronics Engineering.
Stackforce AI infers this person is a skilled Analog Design Engineer with expertise in Mixed Signal and CMOS technologies.

Contact

LinkedIn

Skills

Other Skills

Analog Circuit DesignCMOSMixed Signal

About

Analog Design Engineer

Experience

7 yrs 7 mos
Total Experience
2 yrs 6 mos
Average Tenure
4 yrs 6 mos
Current Experience

Synopsys inc

2 roles

A&MS Circuit Design Eng Sr I

Jan 2024 – Present · 2 yrs 5 mos

A&MS Circuit Design Engineer II

Dec 2021 – Jan 2024 · 2 yrs 1 mo

Invecas

Analog Design Engineer

Feb 2020 – Dec 2021 · 1 yr 10 mos · Hyderabad, Telangana, India

Soctronics

Analog Design Engineer

Nov 2018 – Feb 2020 · 1 yr 3 mos · Hyderabad Area, India

Veda iit

Engineer Trainee

May 2018 – Nov 2018 · 6 mos · Hyderabad, Telangana, India

Education

SRM IST Chennai

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

NARAYANA EDUCATIONAL INSTITUTIONS

Intermediate — State board

Jan 2012 – Jan 2014

Dr. KKR's GOWTHAM INTERNATIONAL SCHOOL

Matriculation — State board

Jan 2011 – Jan 2012

Stackforce found 100+ more professionals with Analog Circuit Design & CMOS

Explore similar profiles based on matching skills and experience

SM

Sai Meghana Mullapudi

Software Engineer

at William O'Neil India

Rajahmundry, India3 yrs exp
Analog Integrated Circuit DesignMixed-Signal Integrated Circuits
AM

Anish Mon

Project Engineer

at Wipro Limited

Bengaluru, India6 mos exp
SM

Shweta Maurya

Layout Engineer

at Elbrus Labs

Noida, India3 yrs 11 mos exp
VA

Vijaya Lavanya Devika Adabala

Digital Design Engineer

at Ceremorphic, Inc.

Nuzvid, India2 yrs exp
RTL DesignDigital Circuit Design
AK

Anand Kukde

R&D Engineer

at Synopsys

Nagpur, India11 yrs 6 mos exp
RF designVLSI
GP

Gujjala Parameswari..

Advanced VLSI Design and Verification Trainee

at Maven Silicon

YSR, India3 yrs 2 mos exp
RTL Verification
LG

LOKESH GUDLA

Senior Solutions Engineer

at Synopsys Inc

Bengaluru, India2 yrs 1 mo exp
System on a Chip (SoC) VerificationFPGA prototyping
M.

Mohammad Shoaib .

Layout Design, Sr Engineer

at Synopsys Inc

Delhi, India3 yrs 9 mos exp
Electrical Rule Check (ERC)Design Rule Checking (DRC)