Devi Sravani

Software Engineer

Vijayawada, Andhra Pradesh, India1 yr 11 mos experience

Key Highlights

  • VLSI enthusiast with a strong foundation in RTL design.
  • Experienced Graphics PD Engineer at Intel Corporation.
  • Master's degree in Microelectronics and VLSI from NIT Calicut.
Stackforce AI infers this person is a VLSI professional with expertise in graphics design engineering.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSystemverilog

Other Skills

VerilogRTL CodingCadence VirtuosoC (Programming Language)

Experience

1 yr 11 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 11 mos
Current Experience

Intel corporation

Graphics PD engineer

Jul 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India · Hybrid

SystemVerilogVerilogRTL DesignRTL CodingCadence VirtuosoC (Programming Language)

Education

National Institute of Technology Calicut

Master of Technology - MTech — Microelectronics and VLSI

Aug 2022 – Jul 2024

Gayatri Vidya Parishad College of Engineering (Autonomous)

Bachelor of Technology - BTech — Electronics and communication engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Rtl Design & Systemverilog

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
NP

Narendra Prasad

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
Logic DesignASICSemiconductor Engineering
Sourav Das

Sourav Das

ASIC Engineer

at Cisco

Bengaluru, India4 yrs 8 mos exp
Formal VerificationSystemVerilogVerilog
Kolipaka Vivek Vardhan

Kolipaka Vivek Vardhan

ASIC Digital Design Engineer Senior

at Synopsys Inc

Bengaluru, India4 yrs exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)
Vrajesh Rojivadiya

Vrajesh Rojivadiya

ASIC Digital Design Verification, Staff Engineer

at Synopsys Inc

Bengaluru, India5 yrs 7 mos exp
Application-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)RTL Verification
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
Anurag Kumar

Anurag Kumar

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

India2 yrs exp
MADDALI YASWANTH

MADDALI YASWANTH

Senior Hardware Engineer

at Imagination Technologies

Hyderabad, India3 yrs exp
ASIC VerificationSoC DesignProtocol Compliance