Duy Luu

Product Engineer

Singapore, Singapore6 yrs 8 mos experience

Key Highlights

  • Experienced in Physical Design and Static Timing Analysis.
  • Proficient in teamwork and collaboration.
  • Strong background in ASIC Physical Design.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Physical VerificationTeamworkEnglishScripting

Experience

6 yrs 8 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs
Current Experience

Mediatek

Physical Design Engineer

Jun 2024 – Present · 2 yrs · Singapore · On-site

Static Timing AnalysisPhysical VerificationPhysical Design

Synopsys inc

2 roles

SOC Engineer, Senior

Promoted

Jan 2024 – Jun 2024 · 5 mos · Ho Chi Minh City, Vietnam · On-site

SOC Engineer, I

Dec 2021 – Jan 2024 · 2 yrs 1 mo · Ho Chi Minh City, Vietnam · On-site

Snst & finger vina

ASIC Physical Design Engineer

Apr 2019 – Jun 2021 · 2 yrs 2 mos · Ho Chi Minh City, Vietnam · On-site

Education

Posts and Telecommunications Institute of Technology

Engineer — Computer Electronics Engineering

Jan 2014 – Jan 2019

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Swayam Satya Rout

Swayam Satya Rout

Memory Design Engineer

at Texas Instruments India

Bengaluru, India3 yrs 2 mos exp
Very-Large-Scale Integration (VLSI)Digital Electronics
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Nishant Gupta

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp
FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation
Shivaprasad Boddupally

Shivaprasad Boddupally

Analog Design Engineer

at Sophrosyne Semiconductor

Nalgonda, India4 yrs 4 mos exp
Analog Integrated Circuit DesignElectronic Circuit DesignSilicon Validation
Gaurav Gupta

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp
Circuit DesignVerificationSimulationLow Power Design